jamieiles / uartLinks
Verilog UART
☆165Updated 11 years ago
Alternatives and similar repositories for uart
Users that are interested in uart are comparing it to the libraries listed below
Sorting:
- Basic RISC-V Test SoC☆125Updated 6 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆349Updated last year
- SPI Slave for FPGA in Verilog and VHDL☆199Updated last year
- Fully parametrizable combinatorial parallel LFSR/CRC module☆147Updated 3 months ago
- A simple implementation of a UART modem in Verilog.☆134Updated 3 years ago
- Verilog digital signal processing components☆139Updated 2 years ago
- Verilog SPI master and slave☆54Updated 9 years ago
- A simple, basic, formally verified UART controller☆303Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆467Updated 3 years ago
- Simple 8-bit UART realization on Verilog HDL.☆105Updated last year
- SPI Master for FPGA - VHDL and Verilog☆291Updated last year
- Verilog implementation of a RISC-V core☆117Updated 6 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- AXI interface modules for Cocotb☆261Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- SDRAM controller with AXI4 interface☆93Updated 5 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆231Updated 2 years ago
- Opensource DDR3 Controller☆333Updated last week
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Pipeline FFT Implementation in Verilog HDL☆117Updated 6 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- AHB3-Lite Interconnect☆89Updated last year
- Fixed Point Math Library for Verilog☆131Updated 10 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆127Updated 5 years ago
- WISHBONE SD Card Controller IP Core☆122Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- Verilog wishbone components☆115Updated last year