Verilog UART
☆192Jun 4, 2013Updated 12 years ago
Alternatives and similar repositories for uart
Users that are interested in uart are comparing it to the libraries listed below
Sorting:
- Verilog UART☆536Feb 27, 2025Updated last year
- A simple implementation of a UART modem in Verilog.☆175Nov 10, 2021Updated 4 years ago
- Simple 8-bit UART realization on Verilog HDL.☆115Apr 27, 2024Updated last year
- SPI Slave for FPGA in Verilog and VHDL☆221May 11, 2024Updated last year
- Generic Register Interface (contains various adapters)☆136Feb 14, 2026Updated 2 weeks ago
- Verilog I2C interface for FPGA implementation☆682Feb 27, 2025Updated last year
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 9 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆568Oct 10, 2021Updated 4 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆300Sep 14, 2023Updated 2 years ago
- UART implementation using verilog☆33Feb 14, 2023Updated 3 years ago
- Verilog implementation of a RISC-V core☆136Oct 11, 2018Updated 7 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆423Feb 13, 2026Updated 2 weeks ago
- A simple, basic, formally verified UART controller☆326Jan 29, 2024Updated 2 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆40Jun 19, 2024Updated last year
- Verilog uart receiver and transmitter modules for De0 Nano☆18Oct 24, 2014Updated 11 years ago
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- Port of Amber ARM Core project to Marsohod2 platform☆13Dec 4, 2019Updated 6 years ago
- ☆11Jul 12, 2023Updated 2 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆356Oct 18, 2025Updated 4 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆196Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 7 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated 3 weeks ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- 32-bit Superscalar RISC-V CPU☆1,179Sep 18, 2021Updated 4 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Nov 24, 2014Updated 11 years ago
- UART 16550 core☆38Jul 17, 2014Updated 11 years ago
- synthesiseable ieee 754 floating point library in verilog☆718Mar 13, 2023Updated 2 years ago
- SPI通信实现FLASH读写☆16Mar 18, 2020Updated 5 years ago
- A small and simple rv32i core written in Verilog☆17Jul 29, 2022Updated 3 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆136Oct 2, 2025Updated 4 months ago
- Common SystemVerilog components☆713Updated this week
- Simple runtime for Pulp platforms☆51Feb 2, 2026Updated 3 weeks ago
- Architectural design of data router in verilog☆33Dec 29, 2019Updated 6 years ago
- RTL Design and Verification☆18Jan 4, 2021Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Jun 6, 2020Updated 5 years ago
- Verilog digital signal processing components☆171Oct 30, 2022Updated 3 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆318Feb 20, 2026Updated last week
- ☆55Jun 19, 2021Updated 4 years ago
- Verilog SDRAM memory controller☆360May 13, 2017Updated 8 years ago