Verilog UART
☆204Jun 4, 2013Updated 13 years ago
Alternatives and similar repositories for uart
Users that are interested in uart are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog UART☆591Feb 27, 2025Updated last year
- A simple implementation of a UART modem in Verilog.☆198Nov 10, 2021Updated 4 years ago
- Simple 8-bit UART realization on Verilog HDL.☆121Apr 27, 2024Updated 2 years ago
- Verilog uart receiver and transmitter modules for De0 Nano☆19Oct 24, 2014Updated 12 years ago
- Verilog implementation of a RISC-V core☆155Oct 11, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SPI Slave for FPGA in Verilog and VHDL☆233May 11, 2024Updated 2 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆642Oct 10, 2021Updated 5 years ago
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- Verilog I2C interface for FPGA implementation☆730Feb 27, 2025Updated last year
- A simple, basic, formally verified UART controller☆356Jan 29, 2024Updated 2 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆51Jun 19, 2024Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated 2 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆496Oct 17, 2026Updated last week
- RTL Design and Verification☆24Jan 4, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- Various HDL (Verilog) IP Cores☆939Jul 1, 2021Updated 5 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- Pequeno R5 (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32IM ISA.☆161Aug 21, 2026Updated 2 months ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 11 years ago
- synthesiseable ieee 754 floating point library in verilog☆763Mar 13, 2023Updated 3 years ago
- Architectural design of data router in verilog☆34Dec 29, 2019Updated 6 years ago
- A collection of SPI related cores☆23Nov 12, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆354Sep 14, 2023Updated 3 years ago
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated 2 months ago
- ☆58Jun 19, 2021Updated 5 years ago
- UART 16550 core☆44Jul 17, 2014Updated 12 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆423Aug 10, 2026Updated 2 months ago
- DPI module for UART-based console interaction with Verilator simulations☆28Oct 27, 2012Updated 14 years ago
- Implemented The UART with FIFO☆16Jul 4, 2019Updated 7 years ago
- Collection of open-source peripherals in Verilog☆189May 3, 2022Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,325Sep 18, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog SDRAM memory controller☆388May 13, 2017Updated 9 years ago
- Verilog digital signal processing components☆197Oct 30, 2022Updated 4 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 11 years ago
- UART implementation using verilog☆39Feb 14, 2023Updated 3 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆22Aug 6, 2025Updated last year
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆47Nov 24, 2014Updated 11 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆139Dec 17, 2023Updated 2 years ago