jamieiles / uartLinks
Verilog UART
☆183Updated 12 years ago
Alternatives and similar repositories for uart
Users that are interested in uart are comparing it to the libraries listed below
Sorting:
- Basic RISC-V Test SoC☆153Updated 6 years ago
- A simple implementation of a UART modem in Verilog.☆157Updated 3 years ago
- Verilog digital signal processing components☆157Updated 2 years ago
- SPI Slave for FPGA in Verilog and VHDL☆214Updated last year
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆387Updated last month
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- Verilog implementation of a RISC-V core☆125Updated 7 years ago
- AHB3-Lite Interconnect☆94Updated last year
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- I2C controller core☆46Updated 2 years ago
- SPI Master for FPGA - VHDL and Verilog☆302Updated 2 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆127Updated 6 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- ☆166Updated 3 years ago
- A simple, basic, formally verified UART controller☆311Updated last year
- A DDR3 memory controller in Verilog for various FPGAs☆525Updated 4 years ago
- Verilog SPI master and slave☆60Updated 9 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- Fixed Point Math Library for Verilog☆143Updated 11 years ago
- Opensource DDR3 Controller☆389Updated 4 months ago
- Pipeline FFT Implementation in Verilog HDL☆136Updated 6 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆275Updated 5 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆130Updated 5 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated last week