A curated list of Computer Architecture and Systems resources
☆636Jan 30, 2026Updated 9 months ago
Alternatives and similar repositories for comp-arch-sys-resources
Users that are interested in comp-arch-sys-resources are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆66Nov 9, 2021Updated 4 years ago
- Hardware Description Languages☆1,183Updated this week
- ☆13Nov 17, 2025Updated 11 months ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆634Jan 3, 2026Updated 10 months ago
- A curated list of awesome hardware/chip design resources for deep learning☆61May 1, 2018Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- List of awesome open source hardware tools, generators, and reusable designs☆2,453Mar 2, 2026Updated 8 months ago
- Curated list of awesome resources related with RISC-V☆102Aug 17, 2022Updated 4 years ago
- List of awesome semiconductor startups☆785Oct 24, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- A Linux-capable RISC-V multicore for and by the world☆840Updated this week
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆777Oct 26, 2026Updated last week
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆582Jun 25, 2024Updated 2 years ago
- The OpenPiton Platform☆838Updated this week
- The source code of "Agents of Autonomy: A Systematic Study of Robotics on Modern Hardware" paper☆32Dec 18, 2023Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A curated list of awesome resources for HDL design and verification☆180Updated this week
- Education kit for teaching computer architecture with a 5-stage Arm-based Verilog core and hands-on labs (educational)☆343Mar 23, 2026Updated 7 months ago
- Lab assignments for the Agile Hardware Design course☆19Nov 14, 2025Updated 11 months ago
- An open-source static random access memory (SRAM) compiler.☆1,171Updated this week
- ☆422Apr 13, 2023Updated 3 years ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,747Updated this week
- A collection of resources on FPGA devices and development in general☆400May 25, 2017Updated 9 years ago
- ☆114Dec 5, 2019Updated 6 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,442Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Berkeley's Spatial Array Generator☆1,545Updated this week
- ☆676Jan 13, 2021Updated 5 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆56Oct 26, 2026Updated last week
- List of awesome open source hardware projects☆363Jan 2, 2023Updated 3 years ago
- Open-source RTL logic simulator with CUDA acceleration☆307Sep 30, 2025Updated last year
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆808Dec 6, 2017Updated 8 years ago
- Verilog library for ASIC and FPGA designers☆1,440May 8, 2024Updated 2 years ago
- The complete course reviews for SCSE Computer Engineering students and student-to-bes☆10Aug 13, 2021Updated 5 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆648Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A curated list of awesome Computer Engineering resources [WIP - contributions are welcome]☆14Jan 13, 2026Updated 9 months ago
- ☆12Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆305Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,184Updated this week
- ☆2,372Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,992Mar 25, 2026Updated 7 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆74Jun 28, 2025Updated last year