A curated list of Computer Architecture and Systems resources
☆616Jan 30, 2026Updated 4 months ago
Alternatives and similar repositories for comp-arch-sys-resources
Users that are interested in comp-arch-sys-resources are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆65Nov 9, 2021Updated 4 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆609Jan 3, 2026Updated 5 months ago
- Hardware Description Languages☆1,153Apr 6, 2026Updated 2 months ago
- List of awesome open source hardware tools, generators, and reusable designs☆2,349Mar 2, 2026Updated 3 months ago
- Curated list of awesome resources related with RISC-V☆98Aug 17, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- List of awesome semiconductor startups☆754May 30, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated last month
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆52Jun 15, 2026Updated last week
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆554Jun 25, 2024Updated last year
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆730Jun 4, 2026Updated 2 weeks ago
- A curated list of awesome hardware/chip design resources for deep learning☆59May 1, 2018Updated 8 years ago
- A Linux-capable RISC-V multicore for and by the world☆812Jun 5, 2026Updated 2 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 11 months ago
- An open-source static random access memory (SRAM) compiler.☆1,074May 15, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Collect some IC specs for learning.☆24Jun 25, 2024Updated last year
- ☆12Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,292Updated this week
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆14Mar 7, 2021Updated 5 years ago
- The OpenPiton Platform☆795Feb 25, 2026Updated 3 months ago
- Education kit for teaching computer architecture with a 5-stage Arm-based Verilog core and hands-on labs (educational)☆317Mar 23, 2026Updated 2 months ago
- List of awesome open source hardware projects☆360Jan 2, 2023Updated 3 years ago
- ☆112Dec 5, 2019Updated 6 years ago
- Lab assignments for the Agile Hardware Design course☆19Nov 14, 2025Updated 7 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,550Nov 18, 2025Updated 7 months ago
- The source code of "Agents of Autonomy: A Systematic Study of Robotics on Modern Hardware" paper☆31Dec 18, 2023Updated 2 years ago
- A curated list of awesome resources for HDL design and verification☆174Jun 12, 2026Updated last week
- Verilog library for ASIC and FPGA designers☆1,427May 8, 2024Updated 2 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,181Feb 21, 2026Updated 4 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆614May 26, 2026Updated 3 weeks ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆700Aug 29, 2023Updated 2 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆159Updated this week
- EDA wiki☆54Mar 1, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆293Updated this week
- Random instruction generator for RISC-V processor verification☆1,313Apr 3, 2026Updated 2 months ago
- Parallel_Computer_Architecture经典书籍☆17May 13, 2022Updated 4 years ago
- RISC-V: Open-source instruction set architecture based on reduced instruction set computer principles.☆362Apr 2, 2026Updated 2 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆33Jun 27, 2022Updated 3 years ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆102Oct 17, 2025Updated 8 months ago
- ☆399Apr 13, 2023Updated 3 years ago