digital-design-hq / Digital-ResourcesLinks
☆60Updated 3 years ago
Alternatives and similar repositories for Digital-Resources
Users that are interested in Digital-Resources are comparing it to the libraries listed below
Sorting:
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆94Updated 6 months ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆79Updated last year
- An overview of TL-Verilog resources and projects☆82Updated 5 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆141Updated 3 months ago
- Verilog/SystemVerilog Guide☆72Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆115Updated 3 weeks ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆86Updated 3 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆268Updated 3 months ago
- A curated list of awesome resources for HDL design and verification☆158Updated last week
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆108Updated last year
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆114Updated 3 months ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆27Updated 3 years ago
- This repository contains some introductory level review about learning about FPGA Design including some tutorials, links to websites and …☆36Updated 5 months ago
- Basic RISC-V Test SoC☆141Updated 6 years ago
- Introductory course into static timing analysis (STA).☆97Updated 2 months ago
- Open source ISS and logic RISC-V 32 bit project☆57Updated 3 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆137Updated last month
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆53Updated last year
- SystemVerilog Tutorial☆170Updated 4 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- Pipelined RISC-V RV32I Core in Verilog☆39Updated 2 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆144Updated 4 years ago
- A curated list of awesome HDL, libraries, typical implementation and references.☆38Updated 8 years ago
- ☆346Updated 2 years ago
- This repo provide an index of VLSI content creators and their materials☆157Updated last year
- RISC-V Verification Interface☆103Updated 3 months ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆115Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆43Updated 3 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆122Updated 4 years ago