digital-design-hq / Digital-ResourcesLinks
☆61Updated 3 years ago
Alternatives and similar repositories for Digital-Resources
Users that are interested in Digital-Resources are comparing it to the libraries listed below
Sorting:
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆95Updated 7 months ago
- An overview of TL-Verilog resources and projects☆81Updated 7 months ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆81Updated 2 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆273Updated 5 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆113Updated last year
- Verilog/SystemVerilog Guide☆73Updated last year
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆151Updated 4 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆119Updated 3 weeks ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆91Updated 4 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆142Updated 3 weeks ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Updated 3 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆120Updated 3 years ago
- Pipelined RISC-V RV32I Core in Verilog☆41Updated 2 years ago
- A curated list of awesome resources for HDL design and verification☆163Updated last week
- ☆352Updated 2 years ago
- A curated list of awesome HDL, libraries, typical implementation and references.☆37Updated 9 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- This repo provide an index of VLSI content creators and their materials☆160Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 4 years ago
- Open source ISS and logic RISC-V 32 bit project☆61Updated last week
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆123Updated 5 years ago
- Basic RISC-V Test SoC☆153Updated 6 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆56Updated last year
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆58Updated 2 years ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 9 months ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆113Updated 3 weeks ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆20Updated 2 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆75Updated 2 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆559Updated 2 years ago
- Introductory course into static timing analysis (STA).☆98Updated 3 months ago