digital-design-hq / Digital-ResourcesLinks
☆61Updated 3 years ago
Alternatives and similar repositories for Digital-Resources
Users that are interested in Digital-Resources are comparing it to the libraries listed below
Sorting:
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆95Updated 7 months ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆80Updated last year
- An overview of TL-Verilog resources and projects☆82Updated 6 months ago
- Verilog/SystemVerilog Guide☆73Updated last year
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆141Updated this week
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆149Updated 4 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆117Updated last week
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆88Updated 4 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆112Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆272Updated 4 months ago
- Introductory course into static timing analysis (STA).☆97Updated 3 months ago
- Basic RISC-V Test SoC☆146Updated 6 years ago
- Pipelined RISC-V RV32I Core in Verilog☆41Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- SystemVerilog Tutorial☆176Updated this week
- A curated list of awesome resources for HDL design and verification☆159Updated last week
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 9 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆54Updated last year
- Open source ISS and logic RISC-V 32 bit project☆58Updated last week
- RISC-V Nox core☆68Updated 2 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆162Updated 2 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆123Updated 4 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆141Updated this week
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Updated 3 years ago
- An open source CPU design and verification platform for academia☆111Updated last month
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆113Updated this week
- Verilog implementation of multi-stage 32-bit RISC-V processor☆129Updated 4 years ago