digital-design-hq / Digital-Resources
☆57Updated 3 years ago
Alternatives and similar repositories for Digital-Resources:
Users that are interested in Digital-Resources are comparing it to the libraries listed below
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆85Updated last month
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆75Updated last year
- An overview of TL-Verilog resources and projects☆78Updated 3 weeks ago
- Verilog/SystemVerilog Guide☆64Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆68Updated this week
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆47Updated 2 months ago
- Introductory course into static timing analysis (STA).☆90Updated 5 months ago
- Pipelined RISC-V RV32I Core in Verilog☆38Updated 2 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆85Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆24Updated 3 years ago
- A curated list of awesome resources for HDL design and verification☆146Updated last week
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆98Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆68Updated 4 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆40Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆56Updated 2 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆125Updated 8 months ago
- Simple 8-bit UART realization on Verilog HDL.☆101Updated 11 months ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆56Updated 2 years ago
- A complete open-source design-for-testing (DFT) Solution☆147Updated 5 months ago
- This repository contains some introductory level review about learning about FPGA Design including some tutorials, links to websites and …☆34Updated 2 weeks ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 4 months ago
- A curated list of awesome HDL, libraries, typical implementation and references.☆37Updated 8 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆65Updated last year
- Basic RISC-V Test SoC☆121Updated 6 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- This repo provide an index of VLSI content creators and their materials☆149Updated 8 months ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆98Updated 8 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆237Updated 8 months ago