digital-design-hq / Digital-Resources
☆53Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for Digital-Resources
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆69Updated last year
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆78Updated 10 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆52Updated last week
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆110Updated 3 months ago
- An overview of TL-Verilog resources and projects☆71Updated 7 months ago
- Pipelined RISC-V RV32I Core in Verilog☆35Updated last year
- ☆52Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆63Updated 3 years ago
- Verilog/SystemVerilog Guide☆54Updated 10 months ago
- Introductory course into static timing analysis (STA).☆63Updated this week
- ☆29Updated 2 weeks ago
- Open source ISS and logic RISC-V 32 bit project☆40Updated this week
- This repository contains some introductory level review about learning about FPGA Design including some tutorials, links to websites and …☆28Updated 5 months ago
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆31Updated 3 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆67Updated 10 months ago
- SystemVerilog Tutorial☆113Updated 11 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 3 years ago
- This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…☆138Updated 3 months ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆23Updated 5 months ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆82Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆48Updated 2 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆34Updated 2 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆55Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆34Updated 2 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆16Updated last year
- ☆26Updated 7 months ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆21Updated 3 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 3 years ago
- A curated list of awesome resources for HDL design and verification☆139Updated last week
- A simple DDR3 memory controller☆51Updated last year