digital-design-hq / Digital-Resources
☆58Updated 3 years ago
Alternatives and similar repositories for Digital-Resources
Users that are interested in Digital-Resources are comparing it to the libraries listed below
Sorting:
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆88Updated 2 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆91Updated 2 weeks ago
- Verilog/SystemVerilog Guide☆66Updated last year
- An overview of TL-Verilog resources and projects☆78Updated last month
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆76Updated last year
- Pipelined RISC-V RV32I Core in Verilog☆38Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆90Updated this week
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆58Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆57Updated 2 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆101Updated 4 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆43Updated last year
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆23Updated 11 months ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆48Updated 3 months ago
- Introductory course into static timing analysis (STA).☆94Updated 3 weeks ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆88Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆69Updated 4 years ago
- Open source ISS and logic RISC-V 32 bit project☆52Updated 2 weeks ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆127Updated 9 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆42Updated 3 years ago
- Playing around with Formal Verification of Verilog and VHDL☆57Updated 4 years ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆102Updated 9 months ago
- A curated list of awesome resources for HDL design and verification☆146Updated last week
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆36Updated 3 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆24Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆12Updated 5 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆81Updated 8 months ago
- This repository contains some introductory level review about learning about FPGA Design including some tutorials, links to websites and …☆34Updated last month
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆63Updated 11 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago