digital-design-hq / Digital-Resources
☆54Updated 3 years ago
Alternatives and similar repositories for Digital-Resources:
Users that are interested in Digital-Resources are comparing it to the libraries listed below
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆80Updated last week
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆71Updated last year
- Verilog/SystemVerilog Guide☆61Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆59Updated 3 months ago
- This repository contains some introductory level review about learning about FPGA Design including some tutorials, links to websites and …☆32Updated 3 weeks ago
- Pipelined RISC-V RV32I Core in Verilog☆38Updated last year
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆22Updated 9 months ago
- An overview of TL-Verilog resources and projects☆75Updated last week
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆82Updated last year
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆39Updated last month
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆93Updated 7 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆34Updated last year
- Open source ISS and logic RISC-V 32 bit project☆43Updated 3 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆231Updated 7 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆121Updated 7 months ago
- A curated list of awesome resources for HDL design and verification☆145Updated last week
- 5 Day TCL begginer to advanced training workshop by VSD☆16Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆23Updated 3 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆67Updated last year
- This repo provide an index of VLSI content creators and their materials☆145Updated 6 months ago
- Introductory course into static timing analysis (STA).☆86Updated 4 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆55Updated 2 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆93Updated 4 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆125Updated 3 years ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 2 months ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 2 years ago
- A reference book on System-on-Chip Design☆24Updated 11 months ago
- ☆15Updated 8 months ago
- Two Level Cache Controller implementation in Verilog HDL☆41Updated 4 years ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Updated 2 years ago