digital-design-hq / Digital-ResourcesLinks
☆64Updated 4 years ago
Alternatives and similar repositories for Digital-Resources
Users that are interested in Digital-Resources are comparing it to the libraries listed below
Sorting:
- An overview of TL-Verilog resources and projects☆81Updated 7 months ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆96Updated 8 months ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆81Updated 2 years ago
- Verilog/SystemVerilog Guide☆74Updated last year
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆143Updated last month
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆274Updated 5 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆115Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆126Updated last month
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆92Updated 5 months ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆155Updated 4 years ago
- A curated list of awesome resources for HDL design and verification☆164Updated last week
- This repository contains the design files of RISC-V Single Cycle Core☆60Updated last year
- ☆359Updated 2 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆112Updated 2 years ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆114Updated last month
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆119Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆164Updated 2 years ago
- This repo provide an index of VLSI content creators and their materials☆160Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- SystemVerilog Tutorial☆183Updated this week
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Updated 3 years ago
- ☆37Updated 4 months ago
- This repository contains some introductory level review about learning about FPGA Design including some tutorials, links to websites and …☆38Updated 7 months ago
- Open source ISS and logic RISC-V 32 bit project☆61Updated 2 weeks ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆151Updated last week
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 10 months ago
- Introductory course into static timing analysis (STA).☆99Updated 4 months ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆112Updated 4 years ago