cmu-roboarch / rowild
The source code of "Agents of Autonomy: A Systematic Study of Robotics on Modern Hardware" paper
☆17Updated 10 months ago
Related projects ⓘ
Alternatives and complementary repositories for rowild
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆16Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- ☆21Updated last year
- ☆15Updated last year
- ☆36Updated 7 months ago
- ☆25Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆44Updated 4 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆30Updated 8 months ago
- Artifact, reproducibility, and testing utilites for gem5☆20Updated 3 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆36Updated last month
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆38Updated 6 months ago
- EQueue Dialect☆39Updated 2 years ago
- ☆25Updated last month
- ☆84Updated 8 months ago
- Heterogeneous simulator for DECADES Project☆28Updated 5 months ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆49Updated 5 years ago
- This is where gem5 based DRAM cache models live.☆14Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- ☆14Updated 2 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 7 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆74Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆47Updated 5 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆14Updated 9 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆53Updated last month
- Heterogenous ML accelerator☆16Updated last month