RaviVijay / awesome-dl-hw-resourcesLinks
A curated list of awesome hardware/chip design resources for deep learning
☆53Updated 7 years ago
Alternatives and similar repositories for awesome-dl-hw-resources
Users that are interested in awesome-dl-hw-resources are comparing it to the libraries listed below
Sorting:
- ☆64Updated 4 years ago
- An overview of TL-Verilog resources and projects☆81Updated 7 months ago
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆18Updated 2 years ago
- RTL data structure☆53Updated 3 months ago
- A curated list of awesome HDL, libraries, typical implementation and references.☆37Updated 9 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Updated 2 years ago
- A curated list of awesome open source hardware design tools☆84Updated 5 months ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆65Updated last year
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆91Updated 10 months ago
- EE 260 Winter 2017: Advanced VLSI Design☆67Updated 8 years ago
- Verilog/SystemVerilog Guide☆74Updated last year
- ☆47Updated 2 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆114Updated last week
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆23Updated 4 years ago
- Introduction to FPGA emulation and digital design. This capstone project was part of the 2021 University of San Diego Shiley-Marcos Schoo…☆51Updated 3 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆96Updated 8 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆124Updated 2 weeks ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆112Updated 2 years ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆29Updated 3 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆97Updated 3 weeks ago
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆27Updated 2 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Updated 6 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆17Updated 2 years ago
- System Verilog code describing a fully combinational binarized neural network.☆34Updated 7 years ago
- SRAM☆22Updated 5 years ago
- Train and deploy LUT-based neural networks on FPGAs☆101Updated last year
- Universal Memory Interface (UMI)☆154Updated 3 weeks ago
- This repository contains some introductory level review about learning about FPGA Design including some tutorials, links to websites and …☆38Updated 7 months ago