RaviVijay / awesome-dl-hw-resourcesLinks
A curated list of awesome hardware/chip design resources for deep learning
☆50Updated 7 years ago
Alternatives and similar repositories for awesome-dl-hw-resources
Users that are interested in awesome-dl-hw-resources are comparing it to the libraries listed below
Sorting:
- An overview of TL-Verilog resources and projects☆80Updated 2 months ago
- Resources for my first book☆17Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆74Updated last year
- ☆59Updated 3 years ago
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆17Updated last year
- ☆44Updated 2 years ago
- A curated list of awesome HDL, libraries, typical implementation and references.☆38Updated 8 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆88Updated 5 months ago
- Open source ISS and logic RISC-V 32 bit project☆53Updated this week
- PYNQ Bootcamp 2019-2024 teaching materials.☆47Updated 5 months ago
- ☆24Updated 7 months ago
- A curated list of awesome resources for HDL design and verification☆151Updated this week
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆62Updated 2 years ago
- A curated list of awesome open source hardware design tools☆80Updated 6 months ago
- ☆78Updated 2 years ago
- RTL data structure☆51Updated last week
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆19Updated 2 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- Universal Memory Interface (UMI)☆145Updated this week
- ☆58Updated 5 years ago
- ☆94Updated 11 months ago
- News and Paper Collections for Machine Learning Hardware☆22Updated last year
- ☆35Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- ☆23Updated 2 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆87Updated 3 months ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆13Updated 5 years ago
- ☆40Updated 5 years ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆26Updated 2 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆77Updated last year