RaviVijay / awesome-dl-hw-resourcesLinks
A curated list of awesome hardware/chip design resources for deep learning
☆50Updated 7 years ago
Alternatives and similar repositories for awesome-dl-hw-resources
Users that are interested in awesome-dl-hw-resources are comparing it to the libraries listed below
Sorting:
- An overview of TL-Verilog resources and projects☆81Updated 2 months ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆26Updated 2 years ago
- ☆59Updated 3 years ago
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆17Updated last year
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆81Updated last month
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆59Updated 7 months ago
- Verilog/SystemVerilog Guide☆68Updated last year
- RTL data structure☆51Updated last week
- Open source ISS and logic RISC-V 32 bit project☆54Updated 2 weeks ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆63Updated 2 years ago
- A curated list of awesome open source hardware design tools☆80Updated last week
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆88Updated 5 months ago
- PYNQ Bootcamp 2019-2024 teaching materials.☆48Updated 6 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆95Updated last month
- EE 260 Winter 2017: Advanced VLSI Design☆64Updated 8 years ago
- ☆40Updated 5 years ago
- ☆58Updated 5 years ago
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆80Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆78Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆46Updated 8 months ago
- A curated list of awesome HDL, libraries, typical implementation and references.☆38Updated 8 years ago
- ☆94Updated last year
- A reference book on System-on-Chip Design☆29Updated last week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- ☆23Updated 2 years ago
- A curated list of awesome resources for HDL design and verification☆151Updated last week
- Universal Memory Interface (UMI)☆146Updated this week
- ☆41Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 4 months ago