RaviVijay / awesome-dl-hw-resources

Related projects ⓘ

Alternatives and complementary repositories for awesome-dl-hw-resources

• TM90 / awesome-hwd-tools
  A curated list of awesome open source hardware design tools
  ☆69Updated 9 months ago
• digital-design-hq / Digital-Resources
  ☆53Updated 3 years ago
• FPGA4HEP / course_material
  ☆35Updated 5 years ago
• lite-david / comet
  RISC-V ISA based 32-bit processor written in HLS
  ☆15Updated 5 years ago
• xmpf / awesome-risc-v
  Curated list of awesome resources related with RISC-V
  ☆70Updated 2 years ago
• maltanar / rosetta
  Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ
  ☆33Updated 6 years ago
• andrewbartolo / accel-sim
  Accelerator simulation framework using nn_dataflow traces and energy, etc. post-processing
  ☆7Updated 5 years ago
• nvdla / simple_cpu
  NVDLA modifications for GreenSocs models/simple_cpu (https://git.greensocs.com/models/simple_cpu)
  ☆18Updated 6 years ago
• clin99 / awesome-eda
  ☆90Updated 5 years ago
• fukatani / awesome-hdl
  A curated list of awesome HDL, libraries, typical implementation and references.
  ☆35Updated 8 years ago
• hdl / awesome
  A curated list of awesome resources for HDL design and verification
  ☆139Updated this week
• aebeljs / VeRLPy
  VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…
  ☆24Updated 2 years ago
• srohit0 / mida
  Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"
  ☆26Updated 5 years ago
• cornell-brg / pymtl-tut-hls
  Tutorial for integrating PyMTL and Vivado HLS
  ☆17Updated 8 years ago
• RaviVijay / DeepLearningEE
  Collection of Papers and Trials on Deep Learning to aid EE design
  ☆38Updated 4 years ago
• wjc852456 / Neural-Networks-on-Silicon
  This is a collection of works on neural networks and neural accelerators.
  ☆40Updated 5 years ago
• unihd-cag / openhmc
  openHMC - an open source Hybrid Memory Cube Controller
  ☆44Updated 8 years ago
• efabless / chipignite-resources
  ☆76Updated 2 years ago
• neurosim / DNN_NeuroSim_V1.2
  Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)
  ☆8Updated 3 years ago
• whatmough / CHIPKIT
  CHIPKIT: An agile, reusable open-source framework for rapid test chip development
  ☆39Updated 4 years ago
• mikeroyal / Verilog-SystemVerilog-Guide
  Verilog/SystemVerilog Guide
  ☆54Updated 10 months ago
• gopala-kr / DL-on-Silicon
  research, experimentation and implementation of hardware-agnostic accelerated DL framework
  ☆33Updated last week
• fpgasystems / ZipML-PYNQ
  Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.
  ☆53Updated 6 years ago
• chipsalliance / python-fpga-interchange
  Python interface to FPGA interchange format
  ☆41Updated 2 years ago
• Vitorian / awesome-mpsoc
  Public resources available for Xilinx MPSOC+ and SDSOC hardware
  ☆16Updated 7 years ago
• IAMAl / ML-Hardware-Collections
  News and Paper Collections for Machine Learning Hardware
  ☆22Updated 5 months ago
• xupgit / compute_acceleration
  ☆12Updated 4 years ago
• themathgeek13 / systolic-array-sorting
  Implementation of a Systolic Array based sorting engine on an FPGA using Verilog
  ☆11Updated 7 years ago
• brianhill11 / FPGA-CNN
  This repo is for ECE44x (Fall2015-Spring2016)
  ☆19Updated 6 years ago