RaviVijay / awesome-dl-hw-resourcesLinks
A curated list of awesome hardware/chip design resources for deep learning
☆52Updated 7 years ago
Alternatives and similar repositories for awesome-dl-hw-resources
Users that are interested in awesome-dl-hw-resources are comparing it to the libraries listed below
Sorting:
- An overview of TL-Verilog resources and projects☆81Updated 7 months ago
- ☆61Updated 3 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆64Updated 11 months ago
- Verilog/SystemVerilog Guide☆73Updated last year
- A curated list of awesome HDL, libraries, typical implementation and references.☆37Updated 9 years ago
- ☆35Updated 6 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆91Updated 9 months ago
- ☆88Updated 2 years ago
- ☆22Updated 3 years ago
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆18Updated 2 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆111Updated 2 years ago
- RTL data structure☆52Updated 2 months ago
- Universal Memory Interface (UMI)☆153Updated last week
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆96Updated this week
- PYNQ Bootcamp 2019-2024 teaching materials.☆52Updated 10 months ago
- SRAM☆22Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- A curated list of awesome open source hardware design tools☆84Updated 4 months ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 7 years ago
- ☆60Updated 5 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- News and Paper Collections for Machine Learning Hardware☆22Updated last year
- Train and deploy LUT-based neural networks on FPGAs☆100Updated last year
- Communication framework for RTL simulation and emulation.☆301Updated this week
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆20Updated 2 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆48Updated this week
- Open-source FPGA research and prototyping framework.☆208Updated last year
- ☆93Updated 6 years ago