RaviVijay / awesome-dl-hw-resources
A curated list of awesome hardware/chip design resources for deep learning
☆34Updated 6 years ago
Alternatives and similar repositories for awesome-dl-hw-resources:
Users that are interested in awesome-dl-hw-resources are comparing it to the libraries listed below
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆17Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- ☆56Updated 4 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆60Updated 8 years ago
- PYNQ Bootcamp 2019-2024 teaching materials.☆47Updated last month
- A curated list of awesome open source hardware design tools☆73Updated 2 months ago
- ☆22Updated 2 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆17Updated 8 years ago
- System Verilog code describing a fully combinational binarized neural network.☆33Updated 6 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆53Updated 7 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆37Updated 4 years ago
- Introductory examples for using PYNQ with Alveo☆49Updated last year
- openHMC - an open source Hybrid Memory Cube Controller☆45Updated 8 years ago
- CNN accelerator☆27Updated 7 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆25Updated 2 years ago
- Adding PR to the PYNQ Overlay☆17Updated 7 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆41Updated 3 years ago
- SRAM☆21Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆62Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆83Updated 3 weeks ago
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆14Updated last year
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆100Updated 4 years ago
- ☆35Updated 5 years ago
- ☆24Updated last week
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆76Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆51Updated 2 years ago
- ☆40Updated 5 years ago