kachris / survey_HA_LLMLinks
A survey on Hardware Accelerated LLMs
☆61Updated 11 months ago
Alternatives and similar repositories for survey_HA_LLM
Users that are interested in survey_HA_LLM are comparing it to the libraries listed below
Sorting:
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated 2 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆171Updated last week
- Machine-Learning Accelerator System Exploration Tools☆183Updated this week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 5 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆71Updated last month
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆91Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆163Updated this week
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆169Updated last month
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆61Updated last month
- ☆61Updated 8 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆66Updated this week
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆78Updated 7 months ago
- ☆75Updated this week
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated this week
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆49Updated 4 months ago
- ☆33Updated 4 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆68Updated 4 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆54Updated 2 years ago
- ☆50Updated 2 weeks ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- Allo Accelerator Design and Programming Framework☆306Updated last week
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆147Updated 5 months ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆115Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Updated 2 years ago
- ☆38Updated 8 months ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆39Updated 2 years ago
- ☆58Updated last year