Alternatives and similar repositories for awesome-approximate-dnn

Users that are interested in awesome-approximate-dnn are comparing it to the libraries listed below

• GATECH-EIC / DNN-Chip-Predictor
  [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…
  ☆25Updated 2 years ago
• GATECH-EIC / Auto-NBA
  [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…
  ☆16Updated 3 years ago
• nimish15shah / DAG_Processor
  A DAG processor and compiler for a tree-based spatial datapath.
  ☆13Updated 2 years ago
• jha-lab / acceltran
  [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers
  ☆46Updated last year
• AaronJing / ApproxTrain
  ☆20Updated 4 months ago
• dimdano / adapt
  Fast Emulation of Approximate DNN Accelerators in PyTorch
  ☆23Updated last year
• ehw-fit / tf-approximate
  Approximate layers - TensorFlow extension
  ☆27Updated 2 months ago
• isakedo / DNNsim
  ☆35Updated 4 years ago
• CASR-HKU / MSD-FCCM23
  Open-source of MSD framework
  ☆16Updated last year
• gicLAB / SECDA
  ☆24Updated 2 years ago
• GATECH-EIC / AutoDNNchip
  ☆71Updated 5 years ago
• hqjenny / CoDeNet
  ☆19Updated 4 years ago
• CAS-CLab / BlockConv
  [TCAD 2021] Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA
  ☆17Updated 2 years ago
• sharc-lab / FPGA_ECE8893
  ☆35Updated 3 months ago
• SeoLabCornell / torch2chip
  Torch2Chip (MLSys, 2024)
  ☆53Updated 2 months ago
• souravsanyal06 / DNN-Dataflow-simulator
  Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture
  ☆9Updated 5 years ago
• fffasttime / AnyPackingNet
  ☆27Updated 3 months ago
• harvard-acc / FlexASR
  FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks
  ☆46Updated 4 months ago
• horizon-research / systolic-array-dataflow-optimizer
  A general framework for optimizing DNN dataflow on systolic array
  ☆39Updated 4 years ago
• arc-research-lab / SSR
  SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)
  ☆32Updated this week
• jgoeders / dac_sdc_2020_designs
  Designs for finalist teams of the DAC System Design Contest
  ☆37Updated 4 years ago
• KULeuven-MICAS / DeFiNES
  A framework for fast exploration of the depth-first scheduling space for DNN accelerators
  ☆39Updated 2 years ago
• jgoeders / dac_sdc_2021
  ☆23Updated 3 years ago
• heymesut / SJTU_microe
  A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC
  ☆28Updated 3 years ago
• CASR-HKU / DPACS
  ☆18Updated 2 years ago
• jha-lab / codebench
  [TECS'23] A project on the co-design of Accelerators and CNNs.
  ☆20Updated 2 years ago
• Fiwo735 / Transformer_Neural_Network_HLS
  ☆14Updated 3 years ago
• jgoeders / dac_sdc_2021_designs
  ☆20Updated 3 years ago
• KULeuven-MICAS / stream
  Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.
  ☆54Updated this week
• AiArtisan / dac_sdc_2022_champion
  ☆21Updated 2 years ago