e-dupuis / awesome-approximate-dnnLinks
Curated content for DNN approximation, acceleration ... with a focus on hardware accelerator and deployment
☆27Updated last year
Alternatives and similar repositories for awesome-approximate-dnn
Users that are interested in awesome-approximate-dnn are comparing it to the libraries listed below
Sorting:
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆52Updated 2 years ago
- ☆28Updated 4 months ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆14Updated 3 years ago
- ☆37Updated 5 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆20Updated 5 years ago
- Approximate layers - TensorFlow extension☆27Updated 4 months ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- A Out-of-box PyTorch Scaffold for Neural Network Quantization-Aware-Training (QAT) Research. Website: https://github.com/zhutmost/neuralz…☆26Updated 2 years ago
- ☆23Updated 3 years ago
- ☆71Updated 5 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- 2020 xilinx summer school☆17Updated 5 years ago
- ☆20Updated 3 years ago
- ☆21Updated 2 years ago
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆124Updated last year
- ☆35Updated 5 years ago
- Torch2Chip (MLSys, 2024)☆53Updated 4 months ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆25Updated last year
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆53Updated last year
- A general framework for optimizing DNN dataflow on systolic array☆39Updated 4 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated 2 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆25Updated 4 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 6 months ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆51Updated last year
- Simulator for LLM inference on an abstract 3D AIMC-based accelerator☆22Updated 3 months ago
- Open-source of MSD framework☆16Updated last year
- ☆44Updated 2 years ago