IBM / pfloat
A 8-/16-/32-/64-bit floating point number family
☆16Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for pfloat
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆46Updated 7 months ago
- Approximate layers - TensorFlow extension☆26Updated 6 months ago
- Chameleon: Adaptive Code Optimization for Expedited Deep Neural Network Compilation☆26Updated 5 years ago
- An implementation of a BinaryConnect network for cifar10☆11Updated 5 years ago
- agile hardware-software co-design☆46Updated 2 years ago
- ☆16Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆46Updated 2 weeks ago
- ☆69Updated 4 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆81Updated last year
- ☆13Updated 4 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆22Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆52Updated 2 years ago
- ☆19Updated last year
- ☆23Updated 3 years ago
- The code for paper: Neuralpower: Predict and deploy energy-efficient convolutional neural networks☆21Updated 5 years ago
- Eyeriss chip simulator☆33Updated 4 years ago
- ☆80Updated this week
- Learn NVDLA by SOMNIA☆26Updated 4 years ago
- ☆11Updated last year
- ☆30Updated last year
- ☆15Updated 3 years ago
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated last year
- ☆21Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆19Updated last year
- Training with Block Minifloat number representation☆14Updated 3 years ago