IBM / pfloat
A 8-/16-/32-/64-bit floating point number family
☆17Updated 3 years ago
Alternatives and similar repositories for pfloat:
Users that are interested in pfloat are comparing it to the libraries listed below
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆48Updated last week
- ☆21Updated 3 weeks ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆46Updated 11 months ago
- ☆19Updated 5 years ago
- ☆70Updated 4 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- ☆29Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 weeks ago
- Approximate layers - TensorFlow extension☆27Updated 10 months ago
- ☆91Updated last year
- ☆42Updated 5 years ago
- Training with Block Minifloat number representation☆14Updated 3 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- ☆29Updated 5 months ago
- ☆32Updated 4 years ago
- ☆17Updated 3 years ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆34Updated last year
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆83Updated last year
- ☆15Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆63Updated 3 years ago
- A Toy-Purpose TPU Simulator☆16Updated 9 months ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆23Updated 2 years ago
- Simulator for BitFusion☆96Updated 4 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- ☆23Updated 3 years ago
- This is the implementation for paper: AdaTune: Adaptive Tensor Program CompilationMade Efficient (NeurIPS 2020).☆13Updated 3 years ago
- CSV spreadsheets and other material for AI accelerator survey papers☆163Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆86Updated 5 months ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆83Updated 6 months ago