IBM / pfloat
A 8-/16-/32-/64-bit floating point number family
☆17Updated 3 years ago
Alternatives and similar repositories for pfloat:
Users that are interested in pfloat are comparing it to the libraries listed below
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆48Updated 3 weeks ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆45Updated 10 months ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆83Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- Fibertree emulator☆12Updated 3 months ago
- Approximate layers - TensorFlow extension☆27Updated 9 months ago
- ☆69Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆15Updated 3 years ago
- An implementation of a BinaryConnect network for cifar10☆11Updated 5 years ago
- Eyeriss chip simulator☆36Updated 4 years ago
- ☆34Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆33Updated 4 years ago
- A Out-of-box PyTorch Scaffold for Neural Network Quantization-Aware-Training (QAT) Research. Website: https://github.com/zhutmost/neuralz…☆26Updated 2 years ago
- ☆32Updated 4 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆36Updated 2 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- ☆14Updated 5 years ago
- Learn NVDLA by SOMNIA☆32Updated 5 years ago
- ☆18Updated 5 years ago
- ☆20Updated this week
- ☆32Updated 3 years ago
- ☆30Updated last year
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆23Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- EQueue Dialect☆40Updated 3 years ago
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated last year
- ☆22Updated 2 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆34Updated last year