IBM / pfloat
A 8-/16-/32-/64-bit floating point number family
☆17Updated 3 years ago
Alternatives and similar repositories for pfloat:
Users that are interested in pfloat are comparing it to the libraries listed below
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆51Updated 3 weeks ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆83Updated 2 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆46Updated last year
- ☆21Updated last month
- ☆15Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆41Updated last month
- ☆19Updated 5 years ago
- ☆30Updated 2 years ago
- An implementation of a BinaryConnect network for cifar10☆11Updated 5 years ago
- ☆70Updated 5 years ago
- A Toy-Purpose TPU Simulator☆16Updated 9 months ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- For CPU experiment☆9Updated 4 years ago
- Fibertree emulator☆12Updated 4 months ago
- A Out-of-box PyTorch Scaffold for Neural Network Quantization-Aware-Training (QAT) Research. Website: https://github.com/zhutmost/neuralz…☆26Updated 2 years ago
- ☆43Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- HeteroCL-MLIR dialect for accelerator design☆40Updated 6 months ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- Approximate layers - TensorFlow extension☆27Updated 11 months ago
- ☆81Updated last month
- ☆14Updated 5 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- ☆35Updated 3 years ago
- ☆23Updated 3 years ago
- This is the implementation for paper: AdaTune: Adaptive Tensor Program CompilationMade Efficient (NeurIPS 2020).☆13Updated 3 years ago
- Chameleon: Adaptive Code Optimization for Expedited Deep Neural Network Compilation☆27Updated 5 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆56Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆23Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 4 months ago