An 8b10b decoder and encoder in logic in VHDL
☆26Apr 12, 2021Updated 5 years ago
Alternatives and similar repositories for 8b10b_VHDL
Users that are interested in 8b10b_VHDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python module for 8B10B encoding and decoding☆12Jul 25, 2023Updated 3 years ago
- Tools to encode / decode /test 8b 10b encoding "The IBM way"☆11May 5, 2022Updated 4 years ago
- ☆16May 6, 2026Updated 3 months ago
- Json to protocol buffers proto file and pb msg object☆10Aug 19, 2013Updated 12 years ago
- STM32H7 board for industrial protocol bridge☆15May 18, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Multi-function, universal, fixed-point CORDIC☆15Feb 20, 2022Updated 4 years ago
- Bootloader/monitor for stm32h7 systems☆17Apr 11, 2021Updated 5 years ago
- ☆11Jul 18, 2020Updated 6 years ago
- Creates a .SVG symbol from a VHDL entity. Colors and some other properties can be adjusted.☆13Jun 30, 2023Updated 3 years ago
- A progressive set of 100 VHDL projects, from logic gates to a simple CPU and SoC.☆85Sep 15, 2025Updated 11 months ago
- Tester for IS61WV5128BLL-10BLI SRAM in Cmod A7-35T☆20Nov 25, 2018Updated 7 years ago
- ☆12May 29, 2020Updated 6 years ago
- used VHDL to implement and simulate the IDEA-algorithm (International Data Encryption Algorithm). We will test the hardware-oriented impl…☆12Jan 15, 2019Updated 7 years ago
- 控制组生存指南☆10Jun 28, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 5 years ago
- Basic RISC-V CPU implementation in VHDL.☆177Sep 13, 2020Updated 5 years ago
- ☆18Sep 16, 2020Updated 5 years ago
- CMod-S6 SoC☆46Jan 6, 2018Updated 8 years ago
- Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac☆17Mar 10, 2022Updated 4 years ago
- uvm_starter is a simple template for starting uvm projects☆12Feb 11, 2025Updated last year
- Misc utility FPGA cores☆13Mar 21, 2023Updated 3 years ago
- Example Projects for the Microsemi SmartFusion 2☆11Dec 10, 2017Updated 8 years ago
- A user-space port of the altera-stapl driver from the linux kernel☆14Jan 10, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- HDLC - Open. Small C++ library for creating, serialising and decoding HDLC frames.☆17Mar 14, 2022Updated 4 years ago
- ☆13Nov 29, 2025Updated 8 months ago
- ARTICo³ - Dynamic and Partially Reconfigurable Architecture for Run-Time Adaptive, High Performance Embedded Computing☆12Sep 10, 2024Updated last year
- AES encryption implementation for AVR in assembly☆22Mar 5, 2016Updated 10 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Verilog RTL Design☆53Sep 4, 2021Updated 4 years ago
- Some boost::msm and boost::sml examples☆26Feb 20, 2017Updated 9 years ago
- Side Channel Attack: Differential Power Analysis (DPA) on AES encryption algorithm to deduce secret keys☆12Mar 5, 2018Updated 8 years ago
- Dockerized FPGA toolchains containing openxc7, f4pga, vivado and more☆17Apr 3, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Post a thread easily on Bluesky☆16Oct 28, 2024Updated last year
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 8 years ago
- Community of researchers and practitioners focused on both improving access to TinyML education and enabling innovative solutions for the…☆37Updated this week
- HDLRegression: Simple, efficient, Python3-based FPGA regression test runner. Streamline the verification workflow.☆31Apr 16, 2026Updated 4 months ago
- A set of scripts for building software for the giantboard☆14Apr 12, 2022Updated 4 years ago
- SDRAM controller for MIPSfpga+ system☆24Oct 30, 2020Updated 5 years ago
- Mini-Box DCDC-USB, Intelligent buck-boost DC-DC converter with USB interface☆23Dec 9, 2023Updated 2 years ago