An 8b10b decoder and encoder in logic in VHDL
☆28Apr 12, 2021Updated 5 years ago
Alternatives and similar repositories for 8b10b_VHDL
Users that are interested in 8b10b_VHDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python module for 8B10B encoding and decoding☆12Jul 25, 2023Updated 3 years ago
- Tools to encode / decode /test 8b 10b encoding "The IBM way"☆11May 5, 2022Updated 4 years ago
- ☆16May 6, 2026Updated 4 months ago
- ☆12Sep 26, 2021Updated 5 years ago
- STM32H7 board for industrial protocol bridge☆17May 18, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆11Jul 18, 2020Updated 6 years ago
- Creates a .SVG symbol from a VHDL entity. Colors and some other properties can be adjusted.☆14Jun 30, 2023Updated 3 years ago
- 8b/10b is a line code that maps 8-bit words to 10-bit symbols to achieve DC-balance and bounded disparity, which is used for telecommunic…☆12Jun 8, 2021Updated 5 years ago
- A progressive set of 100 VHDL projects, from logic gates to a simple CPU and SoC.☆86Sep 15, 2025Updated last year
- Tester for IS61WV5128BLL-10BLI SRAM in Cmod A7-35T☆20Nov 25, 2018Updated 7 years ago
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆22Apr 30, 2019Updated 7 years ago
- 控制组生存指南☆10Jun 28, 2019Updated 7 years ago
- Basic RISC-V CPU implementation in VHDL.☆178Sep 13, 2020Updated 6 years ago
- CMod-S6 SoC☆46Jan 6, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 1G eth UDP / IP Stack☆10Jul 17, 2014Updated 12 years ago
- C++ implementation for 《Image Fusion with Guided Filtering》☆21Apr 19, 2018Updated 8 years ago
- uvm_starter is a simple template for starting uvm projects☆12Feb 11, 2025Updated last year
- Example Projects for the Microsemi SmartFusion 2☆11Dec 10, 2017Updated 8 years ago
- STEP FPGA Development Board - Intel MAX10 FPGA☆20Jun 26, 2019Updated 7 years ago
- AES encryption implementation for AVR in assembly☆23Mar 5, 2016Updated 10 years ago
- ☆17Jul 12, 2020Updated 6 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Verilog RTL Design☆53Sep 4, 2021Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Dockerized FPGA toolchains containing openxc7, f4pga, vivado and more☆18Sep 12, 2026Updated 2 weeks ago
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 8 years ago
- A set of scripts for building software for the giantboard☆14Apr 12, 2022Updated 4 years ago
- SDRAM controller for MIPSfpga+ system☆24Oct 30, 2020Updated 5 years ago
- Mini-Box DCDC-USB, Intelligent buck-boost DC-DC converter with USB interface☆23Dec 9, 2023Updated 2 years ago
- ☆12Mar 1, 2021Updated 5 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆33Aug 20, 2022Updated 4 years ago
- Arizona State University CSE320☆14Mar 22, 2015Updated 11 years ago
- SRAM build space for SKY130 provided by SkyWater.☆26Oct 20, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- An open source applicaton for CAN bus analysis, testing and data acquisition☆11Feb 12, 2017Updated 9 years ago
- Testbenches for HDL projects☆23Updated this week
- BECE_Notes 📚 A comprehensive collection of organized study materials for Bachelor in Computer Engineering at Pokhara University. Contain…☆22Updated this week
- Example SystemVerilog UVM Environment☆11Jun 23, 2015Updated 11 years ago
- FreeRTOS for PULP☆16Jul 24, 2023Updated 3 years ago
- Ethernet-MAC System verilog☆12May 28, 2018Updated 8 years ago