fransschreuder / 8b10b_VHDLView external linksLinks
An 8b10b decoder and encoder in logic in VHDL
☆26Apr 12, 2021Updated 4 years ago
Alternatives and similar repositories for 8b10b_VHDL
Users that are interested in 8b10b_VHDL are comparing it to the libraries listed below
Sorting:
- ☆14Mar 26, 2025Updated 10 months ago
- ☆12May 29, 2020Updated 5 years ago
- Tools to encode / decode /test 8b 10b encoding "The IBM way"☆11May 5, 2022Updated 3 years ago
- Python module for 8B10B encoding and decoding☆12Jul 25, 2023Updated 2 years ago
- Multi-function, universal, fixed-point CORDIC☆15Feb 20, 2022Updated 3 years ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 4 years ago
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 8 years ago
- Tester for IS61WV5128BLL-10BLI SRAM in Cmod A7-35T☆20Nov 25, 2018Updated 7 years ago
- ☆12May 21, 2024Updated last year
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆22Apr 30, 2019Updated 6 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆24May 13, 2023Updated 2 years ago
- SRAM build space for SKY130 provided by SkyWater.☆25Oct 20, 2021Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Aug 20, 2022Updated 3 years ago
- SDRAM controller for MIPSfpga+ system☆24Oct 30, 2020Updated 5 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- ARTICo³ - Dynamic and Partially Reconfigurable Architecture for Run-Time Adaptive, High Performance Embedded Computing☆12Sep 10, 2024Updated last year
- A flexible and scalable development platform for modern FPGA projects.☆40Feb 2, 2026Updated 2 weeks ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆38Jun 2, 2021Updated 4 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆35Jun 22, 2025Updated 7 months ago
- ☆11Oct 10, 2018Updated 7 years ago
- Modding the LOOΠΔ light stick with a custom PCB/firmware, rechargeable battery and a companion Android app for wireless control.☆13Sep 16, 2022Updated 3 years ago
- uvm_starter is a simple template for starting uvm projects☆11Feb 11, 2025Updated last year
- ☆11Apr 3, 2017Updated 8 years ago
- Verilog RTL Design☆46Sep 4, 2021Updated 4 years ago
- A progressive set of 100 VHDL projects, from logic gates to a simple CPU and SoC.☆68Sep 15, 2025Updated 5 months ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Updated this week
- VHDL description of the custom Demolicious GPU. Built during a single semester at NTNU☆39Jan 31, 2017Updated 9 years ago
- Sargon Chess for CP/M☆11May 12, 2021Updated 4 years ago
- Main repo of the OOP class☆11Oct 16, 2017Updated 8 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- ☆14Oct 2, 2023Updated 2 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Feb 9, 2026Updated last week
- A user-space port of the altera-stapl driver from the linux kernel☆14Jan 10, 2023Updated 3 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- 8b/10b is a line code that maps 8-bit words to 10-bit symbols to achieve DC-balance and bounded disparity, which is used for telecommunic…☆11Jun 8, 2021Updated 4 years ago
- DDRFW-UTIL tool repository☆14Updated this week
- ☆11Mar 18, 2018Updated 7 years ago