Detailed and step by step implementation of RISC-V CPU from scratch using Verilog. This work is part of my academic course EE2003, Introduction to Computer Organisation in IIT Madras.
☆35May 1, 2021Updated 5 years ago
Alternatives and similar repositories for Computer-Architecture
Users that are interested in Computer-Architecture are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Super scalar Processor design☆21Sep 7, 2014Updated 12 years ago
- ☆12Feb 16, 2019Updated 7 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- learning VHDL☆13Jul 1, 2014Updated 12 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Oct 19, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 7 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Oct 19, 2026Updated last week
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Oct 19, 2026Updated last week
- Polyexen demo of Plonkish Arithmetiation Format (Plaf) on the zkevm-circuits☆31Feb 16, 2024Updated 2 years ago
- Example Codes for Snorkeling in Verilog Bay☆17Sep 9, 2016Updated 10 years ago
- ☆41Jan 7, 2024Updated 2 years ago
- a super-simple pipelined verilog divider. flexible to define stages☆61Jul 25, 2019Updated 7 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- [UNRELEASED] FP div/sqrt unit for transprecision☆28Jul 27, 2026Updated 3 months ago
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- a simple riscv cpu☆24Dec 2, 2022Updated 3 years ago
- Verify a chain of x509 certificates in halo2☆33Nov 30, 2023Updated 2 years ago
- A program for creating and verifying zkSNARKs to prove the results of Orbis smart contract executions and other TinyRAM program execution…☆39Nov 18, 2022Updated 3 years ago
- Software OpenGL implementation for the ps vita☆12Jan 5, 2018Updated 8 years ago
- [wip] implementing origami VDF☆13Mar 1, 2023Updated 3 years ago
- ☆20Aug 10, 2020Updated 6 years ago
- A verilog implementation of MIPS ISA.☆19Jul 7, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Video Effects on VGA☆15Jan 7, 2019Updated 7 years ago
- ☆10Apr 18, 2023Updated 3 years ago
- PyTorch code for full quantization of DNN using BCGD☆14Jul 24, 2019Updated 7 years ago
- A vector graphics renderer for bgfx, based on ideas from NanoVG and ImDrawList (Dear ImGUI)☆11Sep 26, 2026Updated last month
- My Submission for the Eth-Tokyo Hackathon☆12May 16, 2023Updated 3 years ago
- Network on Chip for MPSoC☆30Oct 19, 2026Updated last week
- Delve into low-level RISC Zero machine☆31Dec 25, 2023Updated 2 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 7 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 13 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Open-Source Libraries for Circom by ABDK Consulting☆19Dec 22, 2019Updated 6 years ago
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Oct 21, 2026Updated last week
- Demo of simulating kicad schematics in spice☆12Apr 30, 2015Updated 11 years ago
- mumax3 with sot(spin orbit torque)☆11Mar 3, 2023Updated 3 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆41Feb 6, 2024Updated 2 years ago
- ☆13Feb 8, 2021Updated 5 years ago
- ☆17Oct 3, 2016Updated 10 years ago