hedgeberg / VerilogCommonLinks
A repo of basic Verilog/SystemVerilog modules useful in other circuits.
☆21Updated 7 years ago
Alternatives and similar repositories for VerilogCommon
Users that are interested in VerilogCommon are comparing it to the libraries listed below
Sorting:
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- 妖刀夢渡☆63Updated 6 years ago
- Miscellaneous ULX3S examples (advanced)☆80Updated 3 months ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆99Updated 6 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- ☆22Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- A wishbone controlled scope for FPGA's☆84Updated last year
- All Digital Radio Platform written in nmigen targeting FPGAs (for now)☆81Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated 3 weeks ago
- Wishbone controlled I2C controllers☆53Updated 11 months ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- Nitro USB FPGA core☆86Updated last year
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 7 years ago
- Altera JTAG UART wrapper for Bluespec☆25Updated 11 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆105Updated 4 years ago
- PicoRV☆43Updated 5 years ago
- Cyclone V bitstream reverse-engineering project☆124Updated 2 years ago
- Tools for FPGA development.☆48Updated 2 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- Project X-Ray Database: XC7 Series☆71Updated 3 years ago
- Industry standard I/O for Amaranth HDL☆29Updated last year
- I want to learn [n]Migen.☆42Updated 5 years ago
- System on Chip toolkit for Amaranth HDL☆93Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- iCE40 floorplan viewer☆24Updated 7 years ago