hedgeberg / VerilogCommonLinks
A repo of basic Verilog/SystemVerilog modules useful in other circuits.
☆21Updated 8 years ago
Alternatives and similar repositories for VerilogCommon
Users that are interested in VerilogCommon are comparing it to the libraries listed below
Sorting:
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- 妖刀夢渡☆63Updated 6 years ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- ☆22Updated 3 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆42Updated 5 years ago
- A wishbone controlled scope for FPGA's☆85Updated last year
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- All Digital Radio Platform written in nmigen targeting FPGAs (for now)☆81Updated 4 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆42Updated last year
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆97Updated last year
- The Critical Path - a rambly FPGA blog☆50Updated 5 years ago
- Project X-Ray Database: XC7 Series☆73Updated 3 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- PicoRV☆43Updated 5 years ago
- Graded exercises for nMigen (WIP)☆55Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 5 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 3 weeks ago
- Yet Another VHDL tool☆30Updated 8 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆30Updated 7 years ago
- Industry standard I/O for Amaranth HDL☆30Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- ☆61Updated 2 years ago
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- cocotb extension for nMigen☆17Updated 3 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆57Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago