A repo of basic Verilog/SystemVerilog modules useful in other circuits.
☆21Nov 18, 2017Updated 8 years ago
Alternatives and similar repositories for VerilogCommon
Users that are interested in VerilogCommon are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 7 years ago
- multi protocol interface tool☆23Aug 29, 2017Updated 8 years ago
- Example projects for Quokka FPGA toolkit☆37Mar 4, 2026Updated 3 weeks ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 7 years ago
- Simple Jupiter Ace implementation for the Ice40 (myStorm BlackIce)☆12Jan 28, 2018Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Simple demo for Lattice iCEstick board as seen on Hackaday☆22Aug 20, 2016Updated 9 years ago
- Multicomp Z80 CP/M implementation for the Ice40 (myStorm BlackIce)☆15Apr 23, 2018Updated 7 years ago
- PCBNEW plugin that highlights pads on a PCB that meet specified criteria (part, unit, number, name, and function).☆25Sep 17, 2021Updated 4 years ago
- GROM-8 CPU☆20Dec 17, 2017Updated 8 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Oct 8, 2016Updated 9 years ago
- A Javascript library for generating blocks for the ICEstudio FPGA development environment☆10Jul 31, 2018Updated 7 years ago
- OpenFPGA☆34Mar 12, 2018Updated 8 years ago
- STM32F401 Discovery sensor demo with BlueNRG device☆11Jul 9, 2014Updated 11 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- USB-PD Power/Data Splitter☆14Jan 21, 2023Updated 3 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- Snickerdoodle board from krtl with PYNQ☆13Nov 17, 2019Updated 6 years ago
- Colecciones para el tutorial Electrónica digital para Makers con FPGAs Libres☆11Dec 4, 2018Updated 7 years ago
- SwapForth J1a processor for Icestudio☆12Aug 28, 2020Updated 5 years ago
- Space Invaders in Verilog for the iCE40 H1K☆17Feb 15, 2024Updated 2 years ago
- A VHDL frontend for Yosys☆104Feb 27, 2017Updated 9 years ago
- Designed for flash/non flash models. Supports LCD with backlight, LiPo charge, USB slave, USB in.☆11Sep 7, 2017Updated 8 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆18Jan 21, 2026Updated 2 months ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 9 years ago
- Digi Embedded Yocto example applications☆13Dec 18, 2025Updated 3 months ago
- A Python-based interface to the Saleae Logic/Logic16 Device SDK☆19Jul 11, 2014Updated 11 years ago
- Scratchpad repository for the 100-day FPGA challenge☆14Jul 11, 2019Updated 6 years ago
- ☆13Jun 19, 2019Updated 6 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- A very simple UART bootloader for nRF51822.☆17Jul 3, 2013Updated 12 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A wishbone controlled FM transmitter hack☆24Jan 16, 2024Updated 2 years ago
- Apollo CPU Core in Verilog. For learning and having fun with open FPGA☆44Sep 9, 2016Updated 9 years ago
- Bootloadable .cyacd upload application (Linux) for PSoC® PSoC 4 ( PSoC 3 / PSoC 5 ) devices based on Cypress AN68272 "UART Bootloader Ho…☆13Aug 15, 2015Updated 10 years ago
- An open source FPGA Enigma Machine created with Icestudio and Verilog☆20Nov 1, 2019Updated 6 years ago
- RISC-V Core Local Interrupt Controller (CLINT)☆30Mar 10, 2026Updated 2 weeks ago
- ☆13Oct 10, 2016Updated 9 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year