hedgeberg / VerilogCommon
A repo of basic Verilog/SystemVerilog modules useful in other circuits.
☆21Updated 7 years ago
Alternatives and similar repositories for VerilogCommon:
Users that are interested in VerilogCommon are comparing it to the libraries listed below
- 妖刀夢渡☆59Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Industry standard I/O for Amaranth HDL☆28Updated 3 months ago
- Altera JTAG UART wrapper for Bluespec☆24Updated 10 years ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- A wishbone controlled scope for FPGA's☆74Updated last year
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 6 years ago
- ☆58Updated last year
- Miscellaneous ULX3S examples (advanced)☆75Updated last week
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 9 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆94Updated last year
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆86Updated 5 years ago
- PicoRV☆44Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- A collection of debugging busses developed and presented at zipcpu.com☆37Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Project X-Ray Database: XC7 Series☆65Updated 3 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated last year
- ☆22Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆38Updated 3 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Wishbone controlled I2C controllers☆45Updated 2 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago