projf / fpgatools
Tools for FPGA development.
☆44Updated last year
Alternatives and similar repositories for fpgatools:
Users that are interested in fpgatools are comparing it to the libraries listed below
- Wishbone interconnect utilities☆39Updated last month
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last month
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆55Updated 4 years ago
- SoftCPU/SoC engine-V☆54Updated 2 weeks ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆68Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆24Updated last month
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 11 months ago
- Demo projects for various Kintex FPGA boards☆51Updated 10 months ago
- Wishbone controlled I2C controllers☆47Updated 4 months ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆40Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Portable HyperRAM controller☆54Updated 3 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆51Updated last year
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Source code to accompany https://timetoexplore.net☆63Updated 4 years ago
- Nitro USB FPGA core☆84Updated last year
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆59Updated 3 years ago