ppashakhanloo / verilog-addersView external linksLinks
Implementation of different types of adder circuits
☆16Jan 5, 2016Updated 10 years ago
Alternatives and similar repositories for verilog-adders
Users that are interested in verilog-adders are comparing it to the libraries listed below
Sorting:
- All the projects and assignments done as part of VLSI course.☆20Sep 23, 2020Updated 5 years ago
- Implementing Different Adder Structures in Verilog☆74Sep 3, 2019Updated 6 years ago
- Kogge-Stone Adder in Verilog☆16Nov 19, 2021Updated 4 years ago
- CS3339 Computer Architecture class project - 5 stage MIPS-like processor with forwarding, hazard control, no exception handling.☆21Apr 25, 2018Updated 7 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- Building the linear algebra game!☆10Dec 2, 2024Updated last year
- All of my Verilog_HDL codes☆11Apr 5, 2021Updated 4 years ago
- study uvm step by step☆10Mar 28, 2019Updated 6 years ago
- The Reconfigurable Solver for QP☆10Apr 19, 2023Updated 2 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆13Nov 12, 2025Updated 3 months ago
- Empowering everyone to build reliable and efficient software.☆12Oct 1, 2025Updated 4 months ago
- Create random planar graphs, suitable as input to graphviz neato.☆11Apr 18, 2014Updated 11 years ago
- A small ray tracer supporting importance sampling, path tracing, volumetric single scattering and volumetric importance sampling.☆10Apr 3, 2018Updated 7 years ago
- ☆15Jun 30, 2025Updated 7 months ago
- shell 练习题，快速掌握平时常用的 shell 技巧☆17May 29, 2020Updated 5 years ago
- Netlist and Verilog Haskell Package☆18Nov 21, 2010Updated 15 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- ☆10May 11, 2023Updated 2 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated this week
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated last month
- Self-contained RTL to GDS flow for simple chip designs☆49Jan 27, 2026Updated 2 weeks ago
- 通过Intel Media SDK进行硬件编码☆15Jun 19, 2019Updated 6 years ago
- ☆12Apr 3, 2024Updated last year
- Boeing 777 200 series, 300 series and X series airliner model for FlightGear☆16Updated this week
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 7 years ago
- A simple and naive WPF appliation that launches SSH daemon inside WSL☆11Jun 5, 2019Updated 6 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- GNU sed's parser translated from C to Python☆13Mar 20, 2024Updated last year
- Code for the paper "Latency-Aware Generation of Single-Rate DAGs from Multi-Rate Task Sets" (RTAS 2020)☆16Sep 18, 2021Updated 4 years ago
- ☆14Feb 15, 2022Updated 3 years ago
- Examples using the OpenEaagles framework☆16Jun 1, 2017Updated 8 years ago
- PowerShell Scripts☆13May 7, 2021Updated 4 years ago
- 关于数字IC的笔试面试题☆14Nov 17, 2019Updated 6 years ago
- A tool to extract and explore Wikipedia edits made by companies, institutions and governments☆15Dec 3, 2022Updated 3 years ago
- Unlimited Vector Extension with Data Streaming Support☆12Nov 25, 2024Updated last year
- A mesh to pointcloud converter with FPS algorithm and HDF5 output generator☆11Mar 25, 2023Updated 2 years ago
- Slide template for SUSTech sutdent☆14May 12, 2021Updated 4 years ago
- ☆14Jun 14, 2025Updated 7 months ago