ppashakhanloo / verilog-addersLinks
Implementation of different types of adder circuits
☆16Updated 10 years ago
Alternatives and similar repositories for verilog-adders
Users that are interested in verilog-adders are comparing it to the libraries listed below
Sorting:
- Implementing Different Adder Structures in Verilog☆74Updated 6 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆99Updated 6 years ago
- Modular Multi-ported SRAM-based Memory☆31Updated last year
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆76Updated 6 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆67Updated 9 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆13Updated 3 months ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 3 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆68Updated last year
- Introductory course into static timing analysis (STA).☆99Updated 7 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆280Updated 2 months ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Updated last year
- Network on Chip Implementation written in SytemVerilog☆198Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆82Updated 2 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆57Updated last year
- A verilog implementation for Network-on-Chip☆80Updated 8 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆144Updated 7 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆145Updated 6 years ago
- ☆189Updated 4 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆202Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated 2 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆76Updated 5 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆144Updated 3 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 4 years ago
- A collection of commonly asked RTL design interview questions☆38Updated 8 years ago
- Project repo for the POSH on-chip network generator☆52Updated 10 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Updated 2 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆121Updated 5 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆39Updated 3 years ago
- Example code for Modern SystemC using Modern C++☆69Updated 3 years ago