Altera JTAG UART wrapper for Bluespec
☆26Mar 27, 2014Updated 12 years ago
Alternatives and similar repositories for alterajtaguart
Users that are interested in alterajtaguart are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA USB 1.1 Low-Speed Implementation☆36Oct 3, 2018Updated 7 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 4 years ago
- A Grako-based parser for IEEE 1149.1 Boundary-Scan Description Language (BSDL) files☆29Sep 2, 2025Updated 10 months ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆34Nov 23, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Direct Python interface to Altera SLD Mega-function☆20Apr 26, 2014Updated 12 years ago
- Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.☆17May 3, 2016Updated 10 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆39Dec 24, 2020Updated 5 years ago
- TMDS encoding tools☆18Jan 11, 2018Updated 8 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆25Jan 7, 2016Updated 10 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- Open Source Hardware Designs for working with DisplayPort and intercepting AUX signals.☆20Oct 17, 2019Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Example code for the Numato Opsis board, the first HDMI2USB production board.☆58Apr 27, 2018Updated 8 years ago
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 5 years ago
- Firmware for a Canon DSLR IR remote loaded on an Arduino and an Atmel microcontroller☆11Jan 26, 2018Updated 8 years ago
- Synchronous Message Exchange☆11Feb 3, 2026Updated 5 months ago
- XTRX Software Defined Radio documentation files☆24Jan 3, 2020Updated 6 years ago
- Free Libre Open-Source/-Hardware JTAG/UART adapter based on FTDI2232H☆32Dec 12, 2016Updated 9 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆59Mar 16, 2023Updated 3 years ago
- A small 32-bit implementation of the RISC-V architecture☆33Apr 10, 2026Updated 2 months ago
- Hardware Description Language Translator☆17Jun 9, 2026Updated 3 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆19Jul 10, 2020Updated 5 years ago
- LED blink example design for the Arrow DECA FPGA board☆16Jul 30, 2021Updated 4 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- ☆16Mar 12, 2024Updated 2 years ago
- SGMII☆14Jul 17, 2014Updated 11 years ago
- Software to look for interrelationships between constants and find formulas for number sequences☆19Updated this week
- simple commandline jtag stuff☆35May 26, 2018Updated 8 years ago
- ☆26Aug 30, 2020Updated 5 years ago
- OpenOCD remote_bitbang protocol implemented on the Teensy 3.2 via USB serial☆18Feb 29, 2016Updated 10 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago
- IEC 62056 smart meter readout in perl☆11Mar 16, 2018Updated 8 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 9 years ago
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago
- Experimental iOS app embedding Fabrice Bellard's TinyEMU☆14May 26, 2020Updated 6 years ago
- A multiplexer for TikZ Circuits☆14Jul 29, 2015Updated 10 years ago
- ☆30Oct 20, 2015Updated 10 years ago