thotypous / alterajtaguartLinks
Altera JTAG UART wrapper for Bluespec
☆25Updated 11 years ago
Alternatives and similar repositories for alterajtaguart
Users that are interested in alterajtaguart are comparing it to the libraries listed below
Sorting:
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last month
- Yosys Plugins☆21Updated 5 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- SDRAM controller with multiple wishbone slave ports☆29Updated 6 years ago
- Wishbone interconnect utilities☆41Updated 4 months ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Use ECP5 JTAG port to interact with user design☆29Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆33Updated 6 months ago
- Reusable Verilog 2005 components for FPGA designs☆44Updated 4 months ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Updated 3 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- PicoRV☆44Updated 5 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 6 years ago
- Simplified environment for litex☆14Updated 4 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆30Updated 2 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆33Updated 6 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Wishbone controlled I2C controllers☆50Updated 7 months ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆54Updated 2 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Generic Logic Interfacing Project☆46Updated 4 years ago
- Board and connector definition files for nMigen☆30Updated 4 years ago