Altera JTAG UART wrapper for Bluespec
☆26Mar 27, 2014Updated 12 years ago
Alternatives and similar repositories for alterajtaguart
Users that are interested in alterajtaguart are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Python module to interact with an Intel JTAG UART☆17May 8, 2021Updated 5 years ago
- FPGA USB 1.1 Low-Speed Implementation☆36Oct 3, 2018Updated 7 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 4 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- Direct Python interface to Altera SLD Mega-function☆20Apr 26, 2014Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Simple SoC in VHDL with full toolchain and custom board.☆28Jun 4, 2018Updated 8 years ago
- Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.☆17May 3, 2016Updated 10 years ago
- Numato Opsis Developer Documentation☆13Jan 19, 2019Updated 7 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆39Dec 24, 2020Updated 5 years ago
- TMDS encoding tools☆18Jan 11, 2018Updated 8 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆25Jan 7, 2016Updated 10 years ago
- Open Source Hardware Designs for working with DisplayPort and intercepting AUX signals.☆21Oct 17, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆45May 12, 2016Updated 10 years ago
- Firmware for a Canon DSLR IR remote loaded on an Arduino and an Atmel microcontroller☆12Jan 26, 2018Updated 8 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆19Jul 10, 2020Updated 6 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆62Mar 16, 2023Updated 3 years ago
- Hardware transactions library for Amaranth☆30Updated this week
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 8 years ago
- A small 32-bit implementation of the RISC-V architecture☆34Apr 10, 2026Updated 4 months ago
- ☆24Jan 12, 2016Updated 10 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Software to look for interrelationships between constants and find formulas for number sequences☆19Jul 6, 2026Updated last month
- Some Python scripts to program Xilinx FPGAs using OpenOCD☆25Oct 22, 2016Updated 9 years ago
- TCP/IP controlled VPI JTAG Interface.☆71Jan 16, 2025Updated last year
- LIB:Library for interacting with an FPGA over USB☆85Jan 16, 2021Updated 5 years ago
- LED blink example design for the Arrow DECA FPGA board☆16Jul 30, 2021Updated 5 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Mar 9, 2020Updated 6 years ago
- SGMII☆14Jul 17, 2014Updated 12 years ago
- Yosys plugin for synthesis of Bluespec code☆16Sep 8, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago
- A programming tool for the iCE40 FPGA evaluation boards.☆13Jun 5, 2024Updated 2 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 9 years ago
- Experimental iOS app embedding Fabrice Bellard's TinyEMU☆14May 26, 2020Updated 6 years ago
- A multiplexer for TikZ Circuits☆14Jul 29, 2015Updated 11 years ago
- Yet Another RISC-V Implementation☆101Sep 21, 2024Updated last year
- Documenting the Anlogic FPGA bit-stream format.☆90Dec 25, 2022Updated 3 years ago