thotypous / alterajtaguartLinks
Altera JTAG UART wrapper for Bluespec
☆25Updated 11 years ago
Alternatives and similar repositories for alterajtaguart
Users that are interested in alterajtaguart are comparing it to the libraries listed below
Sorting:
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- Nitro USB FPGA core☆86Updated last year
- A configurable USB 2.0 device core☆32Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- Wishbone controlled I2C controllers☆57Updated last year
- ☆45Updated 3 years ago
- Using the TinyFPGA BX USB code in user designs☆52Updated 6 years ago
- FPGA USB 1.1 Low-Speed Implementation☆35Updated 7 years ago
- SDRAM controller with multiple wishbone slave ports☆29Updated 7 years ago
- Digital FM Radio Receiver for FPGA☆64Updated 10 years ago
- Miscellaneous ULX3S examples (advanced)☆82Updated 7 months ago
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆58Updated 2 years ago
- A wishbone controlled scope for FPGA's☆87Updated 2 years ago
- Tiny tips for Colorlight i5 FPGA board☆63Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated last week
- PicoRV☆43Updated 5 years ago
- Wishbone to AXI bridge (VHDL)☆44Updated 6 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated last month
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆82Updated 5 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- ☆69Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆46Updated 5 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 2 weeks ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago