Verilog-A simulation models
☆93Feb 24, 2026Updated 3 weeks ago
Alternatives and similar repositories for VA-Models
Users that are interested in VA-Models are comparing it to the libraries listed below
Sorting:
- An innovative Verilog-A compiler☆182Aug 20, 2024Updated last year
- An innovative Verilog-A compiler - reloaded☆41Feb 26, 2026Updated 3 weeks ago
- ☆26Dec 4, 2025Updated 3 months ago
- ☆20Apr 19, 2024Updated last year
- FOSS EKV2.6 Compact Model☆18Sep 5, 2025Updated 6 months ago
- Primitives for GF180MCU provided by GlobalFoundries.☆12Jul 6, 2025Updated 8 months ago
- The Berkeley Model and Algorithm Prototyping Platform☆22Dec 15, 2024Updated last year
- ADMS is a code generator for some of Verilog-A☆103Nov 28, 2022Updated 3 years ago
- Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET☆30Feb 16, 2020Updated 6 years ago
- OpenVAF revived by community☆23Jul 21, 2025Updated 7 months ago
- Verilog-A implementation of MOSFET model BSIM4.8☆15Oct 4, 2019Updated 6 years ago
- ASM-HEMT is industry standard compact model for GaN RF and power devices. This repository is the source of the open source version of the…☆15Mar 28, 2021Updated 4 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆448Mar 12, 2026Updated last week
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆72Updated this week
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆29Jun 5, 2024Updated last year
- The Xyce™ Parallel Electronic Simulator☆117Feb 23, 2026Updated 3 weeks ago
- FasterCap is a powerful three- and two-dimensional capactiance extraction program.☆34Oct 25, 2019Updated 6 years ago
- The Berkeley Verilog-A Parser and Processor☆15Mar 24, 2017Updated 8 years ago
- This library is a low level parser for the OpenAccess file format.☆16Jun 24, 2017Updated 8 years ago
- SLiCAP Version 3 is entirely in python☆33Mar 7, 2026Updated last week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆688Mar 12, 2026Updated last week
- Skill language interpreter☆73Aug 24, 2020Updated 5 years ago
- ☆342Jan 13, 2026Updated 2 months ago
- Circuit Automatic Characterization Engine☆53Feb 7, 2025Updated last year
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆50Sep 8, 2025Updated 6 months ago
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 2 years ago
- mojito☆12May 1, 2018Updated 7 years ago
- How to correctly write a flicker-noise model for RF simulation.☆25Sep 19, 2025Updated 6 months ago
- Raw data collected about the SKY130 process technology.☆63May 7, 2023Updated 2 years ago
- ☆39Apr 10, 2023Updated 2 years ago
- Open-source version of SLiCAP, implemented in python☆37Nov 30, 2024Updated last year
- This repository is archived. Use Qucs-S instead☆25Feb 12, 2022Updated 4 years ago
- SAR ADC on tiny tapeout☆48Jan 29, 2025Updated last year
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- BAG framework☆33Dec 27, 2024Updated last year
- Primitives for GF180MCU provided by GlobalFoundries.☆56Aug 28, 2023Updated 2 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆24May 30, 2024Updated last year
- MOSIS MPW Test Data and SPICE Models Collections☆40Apr 2, 2020Updated 5 years ago