dwarning / VA-ModelsLinks
Verilog-A simulation models
☆74Updated last week
Alternatives and similar repositories for VA-Models
Users that are interested in VA-Models are comparing it to the libraries listed below
Sorting:
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- Hardware Description Library☆80Updated 2 months ago
- A python3 gm/ID starter kit☆49Updated 9 months ago
- Circuit Automatic Characterization Engine☆49Updated 4 months ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆90Updated 2 months ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆14Updated last year
- ☆18Updated last year
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆42Updated last year
- Read Spectre PSF files☆64Updated 3 weeks ago
- ☆21Updated 2 weeks ago
- Files for Advanced Integrated Circuits☆29Updated last month
- KLayout technology files for Skywater SKY130☆39Updated last year
- ☆81Updated 5 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆42Updated 3 weeks ago
- MOSIS MPW Test Data and SPICE Models Collections☆37Updated 5 years ago
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆32Updated last month
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆63Updated last month
- Skywater 130nm Klayout Device Generators PDK☆31Updated 11 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆65Updated 2 months ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆18Updated 3 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆55Updated last week
- Advanced integrated circuits 2023☆30Updated last year
- Course material for a basic hands-on analog circuit design course with IC emphasis☆123Updated last week
- An innovative Verilog-A compiler☆155Updated 10 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆119Updated last month
- BAG framework☆29Updated 5 months ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆22Updated last year
- BAG2 workspace for fake PDK (cds_ff_mpt)☆57Updated 5 years ago