OpenVAF / OpenVAF-ReloadedLinks
OpenVAF revived by community
☆11Updated 4 months ago
Alternatives and similar repositories for OpenVAF-Reloaded
Users that are interested in OpenVAF-Reloaded are comparing it to the libraries listed below
Sorting:
- An innovative Verilog-A compiler☆159Updated 10 months ago
- Submission template for Tiny Tapeout 10 - Verilog HDL Projects☆24Updated 2 weeks ago
- Circuit Automatic Characterization Engine☆50Updated 5 months ago
- Verilog-A simulation models☆74Updated last week
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆10Updated 6 months ago
- ☆41Updated 2 years ago
- Hardware Description Library☆81Updated 3 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆45Updated last week
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆35Updated last week
- This repository is for (pre-)release versions of the Revolution EDA.☆42Updated last month
- An innovative Verilog-A compiler☆27Updated last month
- ☆48Updated 5 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆63Updated 2 weeks ago
- A set of rules and recommendations for analog and digital circuit designers.☆28Updated 8 months ago
- Reinforcement learning assisted analog layout design flow.☆25Updated 11 months ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Skywaters 130nm Klayout PDK☆26Updated 5 months ago
- KLayout technology files for Skywater SKY130☆40Updated last year
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆55Updated this week
- Open-source PDK version manager☆17Updated 2 weeks ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆283Updated 2 weeks ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆128Updated 2 weeks ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆111Updated this week
- ☆11Updated 5 months ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- ☆53Updated last week
- ☆80Updated 2 years ago
- Interchange formats for chip design.☆31Updated 2 months ago
- Parasitic capacitance analysis of foundry metal stackups☆15Updated 2 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆42Updated 4 months ago