OpenVAF / OpenVAF-ReloadedLinks
OpenVAF revived by community
☆13Updated 3 weeks ago
Alternatives and similar repositories for OpenVAF-Reloaded
Users that are interested in OpenVAF-Reloaded are comparing it to the libraries listed below
Sorting:
- Circuit Automatic Characterization Engine☆50Updated 6 months ago
- An innovative Verilog-A compiler☆163Updated 11 months ago
- Verilog-A simulation models☆78Updated last week
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆121Updated 2 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆35Updated 2 weeks ago
- A python3 gm/ID starter kit☆51Updated 11 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆45Updated last month
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆67Updated 4 months ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆133Updated last week
- ☆48Updated 6 months ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- KLayout technology files for Skywater SKY130☆41Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆64Updated last month
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆95Updated 3 months ago
- ☆84Updated 6 months ago
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- Skywaters 130nm Klayout PDK☆26Updated 6 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆42Updated 2 weeks ago
- Coriolis VLSI EDA Tool (LIP6)☆69Updated 2 weeks ago
- LAYout with Gridded Objects v2☆59Updated last month
- ☆41Updated 2 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆287Updated last month
- A set of rules and recommendations for analog and digital circuit designers.☆28Updated 9 months ago
- ☆42Updated 5 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆56Updated last week
- An automatic clock gating utility☆50Updated 3 months ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆114Updated 4 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆187Updated 2 months ago