open-power / snap
CAPI SNAP Framework Hardware and Software
☆110Updated 3 years ago
Alternatives and similar repositories for snap:
Users that are interested in snap are comparing it to the libraries listed below
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆68Updated 7 months ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆124Updated 3 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 2 months ago
- AMD OpenNIC driver includes the Linux kernel driver☆65Updated 2 months ago
- OmniXtend cache coherence protocol☆79Updated 4 years ago
- ☆85Updated 2 years ago
- Distributed Accelerator OS☆63Updated 2 years ago
- ☆23Updated 3 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 5 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Build Customized FPGA Implementations for Vivado☆308Updated this week
- Connectal is a framework for software-driven hardware development.☆166Updated last year
- The Task Parallel System Composer (TaPaSCo)☆108Updated 2 months ago
- VNx: Vitis Network Examples☆145Updated 8 months ago
- Caribou: Distributed Smart Storage built with FPGAs☆66Updated 6 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆77Updated 3 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆47Updated 8 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆133Updated 6 months ago
- This repo contains the Limago code☆80Updated 2 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆153Updated this week
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- Verilog Content Addressable Memory Module☆104Updated 3 years ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆51Updated 4 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 4 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆46Updated 8 months ago
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆203Updated 11 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago