open-power / snapLinks
CAPI SNAP Framework Hardware and Software
☆109Updated 4 years ago
Alternatives and similar repositories for snap
Users that are interested in snap are comparing it to the libraries listed below
Sorting:
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 6 months ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆71Updated 11 months ago
- The Task Parallel System Composer (TaPaSCo)☆111Updated 3 months ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆129Updated 3 years ago
- OmniXtend cache coherence protocol☆82Updated 2 months ago
- Connectal is a framework for software-driven hardware development.☆172Updated last year
- ☆88Updated 2 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆49Updated 9 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆81Updated 3 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆163Updated 2 months ago
- Distributed Accelerator OS☆63Updated 3 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆67Updated 7 years ago
- Open Programmable Acceleration Engine☆265Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆85Updated 2 months ago
- A home for Genesis2 sources.☆42Updated last month
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 7 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Next generation CGRA generator☆113Updated 3 weeks ago
- SDAccel Development Environment Tutorials☆110Updated 5 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆136Updated 2 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆102Updated 6 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆179Updated 3 months ago
- pcie-bench code for NetFPGA/VCU709 cards☆38Updated 7 years ago
- ☆25Updated 4 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated 11 months ago