open-power / snapLinks
CAPI SNAP Framework Hardware and Software
☆111Updated 4 years ago
Alternatives and similar repositories for snap
Users that are interested in snap are comparing it to the libraries listed below
Sorting:
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆68Updated 9 months ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 4 months ago
- ☆87Updated 2 years ago
- OmniXtend cache coherence protocol☆82Updated 4 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆126Updated 3 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 5 months ago
- Connectal is a framework for software-driven hardware development.☆170Updated last year
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆79Updated 3 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆66Updated 6 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Next generation CGRA generator☆111Updated last week
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- VNx: Vitis Network Examples☆149Updated 10 months ago
- The Task Parallel System Composer (TaPaSCo)☆108Updated 3 weeks ago
- ☆23Updated 4 years ago
- Build Customized FPGA Implementations for Vivado☆322Updated this week
- Advanced Interface Bus (AIB) die-to-die hardware open source☆138Updated 8 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- upstream: https://github.com/RALC88/gem5☆31Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆157Updated last month
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- Home of the Advanced Interface Bus (AIB) specification.☆52Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- ☆66Updated 2 years ago
- Power Service Layer Simulation Engine☆29Updated 3 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- Verilog Content Addressable Memory Module☆107Updated 3 years ago