ibm-capi / pslseLinks
Power Service Layer Simulation Engine
☆29Updated 3 years ago
Alternatives and similar repositories for pslse
Users that are interested in pslse are comparing it to the libraries listed below
Sorting:
- A "Hello World" for the Power8 CAPI Interface. Includes application C and RTL code.☆18Updated 10 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 6 months ago
- Library to abstract the userspace cxl (CAPI) Linux kernel API☆35Updated 5 years ago
- AFU framework for streaming applications with CAPI.☆13Updated 7 years ago
- CAPI SNAP Framework Hardware and Software☆109Updated 4 years ago
- Open Programmable Acceleration Engine☆265Updated last month
- Connectal is a framework for software-driven hardware development.☆172Updated last year
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆71Updated 11 months ago
- QEMU libsystemctlm-soc co-simulation demos.☆153Updated 3 months ago
- ☆88Updated 2 years ago
- ☆25Updated 4 years ago
- SystemC/TLM-2.0 Co-simulation framework☆254Updated 3 months ago
- New release of the systemc libraries☆123Updated 13 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆172Updated 5 years ago
- The Task Parallel System Composer (TaPaSCo)☆111Updated 3 months ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆279Updated 4 months ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆129Updated 3 years ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆116Updated 2 months ago
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 7 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆215Updated 5 years ago
- This repo contains the Limago code☆86Updated 3 months ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆155Updated 3 years ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆185Updated this week
- CVA6 SDK containing RISC-V tools and Buildroot☆73Updated 2 months ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆300Updated 3 months ago
- OmniXtend cache coherence protocol☆82Updated 2 months ago
- Modeling Architectural Platform☆201Updated this week