ibm-capi / pslse
Power Service Layer Simulation Engine
☆28Updated 2 years ago
Related projects: ⓘ
- A "Hello World" for the Power8 CAPI Interface. Includes application C and RTL code.☆18Updated 9 years ago
- Library to abstract the userspace cxl (CAPI) Linux kernel API☆35Updated 4 years ago
- AFU framework for streaming applications with CAPI.☆13Updated 6 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆103Updated 2 months ago
- CAPI SNAP Framework Hardware and Software☆108Updated 3 years ago
- LibOCXL is an access library which allows the user to implement a userspace driver for an OpenCAPI accelerator.☆11Updated 2 months ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆64Updated 3 weeks ago
- ☆84Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆47Updated 5 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 6 years ago
- Connectal is a framework for software-driven hardware development.☆161Updated 11 months ago
- ☆18Updated 3 years ago
- Support for Rocket Chip on Zynq FPGAs☆39Updated 5 years ago
- QEMU libsystemctlm-soc co-simulation demos.☆117Updated 3 months ago
- AMD OpenNIC driver includes the Linux kernel driver☆53Updated 6 months ago
- Memory System Microbenchmarks☆60Updated last year
- A wrapper for the SPEC CPU2006 benchmark suite.☆85Updated 3 years ago
- Branch Predictor Optimization for BlackParrot☆13Updated 5 months ago
- Fast and accurate DRAM power and energy estimation tool☆118Updated 2 weeks ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆95Updated last year
- CVA6 SDK containing RISC-V tools and Buildroot☆59Updated 2 months ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆52Updated last year
- upstream: https://github.com/RALC88/gem5☆32Updated last year
- The Task Parallel System Composer (TaPaSCo)☆105Updated last month
- pcie-bench code for NetFPGA/VCU709 cards☆33Updated 6 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆35Updated 5 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆113Updated 4 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆160Updated 4 years ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆47Updated 4 years ago