ibm-capi / pslseLinks
Power Service Layer Simulation Engine
☆29Updated 4 years ago
Alternatives and similar repositories for pslse
Users that are interested in pslse are comparing it to the libraries listed below
Sorting:
- A "Hello World" for the Power8 CAPI Interface. Includes application C and RTL code.☆18Updated 10 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 8 months ago
- AFU framework for streaming applications with CAPI.☆13Updated 7 years ago
- Library to abstract the userspace cxl (CAPI) Linux kernel API☆35Updated 5 years ago
- CAPI SNAP Framework Hardware and Software☆110Updated 4 years ago
- Open Programmable Acceleration Engine☆266Updated 2 months ago
- ☆88Updated 2 years ago
- ☆26Updated 4 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆71Updated last year
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- Connectal is a framework for software-driven hardware development.☆173Updated last year
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆215Updated 5 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆172Updated 5 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 8 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- QEMU libsystemctlm-soc co-simulation demos.☆155Updated 4 months ago
- AMD OpenNIC driver includes the Linux kernel driver☆69Updated 9 months ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆132Updated 4 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆282Updated 3 weeks ago
- Virtual Platform for NVDLA☆153Updated 7 years ago
- The Task Parallel System Composer (TaPaSCo)☆111Updated 4 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆130Updated 5 years ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆116Updated 3 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆197Updated 5 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆40Updated 7 years ago
- VNx: Vitis Network Examples☆154Updated last month
- SystemC/TLM-2.0 Co-simulation framework☆256Updated 4 months ago
- AMD OpenNIC Shell includes the HDL source files☆127Updated 9 months ago
- A template for building new projects/platforms using the BOOM core.☆24Updated 6 years ago