Alternatives and similar repositories for libocxl

Users that are interested in libocxl are comparing it to the libraries listed below

• ucb-bar / riscv-benchmarks
  ☆31Updated 9 years ago
• ibm-capi / pslse
  Power Service Layer Simulation Engine
  ☆30Updated 4 years ago
• OPAE / intel-fpga-bbb
  Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs
  ☆104Updated last year
• Xilinx / libsystemctlm-soc
  SystemC/TLM-2.0 Co-simulation framework
  ☆264Updated 8 months ago
• Xilinx / open-nic
  AMD OpenNIC Project Overview
  ☆301Updated 3 years ago
• Xilinx / SDAccel-Tutorials
  SDAccel Development Environment Tutorials
  ☆109Updated 5 years ago
• mariusmm / RISC-V-TLM
  RISC-V SystemC-TLM simulator
  ☆338Updated 2 months ago
• alexforencich / cocotbext-pcie
  PCI express simulation framework for Cocotb
  ☆192Updated 4 months ago
• sld-columbia / esp
  Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
  ☆401Updated 3 months ago
• riscv-software-src / riscv-perf-model
  Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model
  ☆206Updated last week
• tukl-msd / DRAMSys
  DRAMSys a SystemC TLM-2.0 based DRAM simulator.
  ☆334Updated 2 weeks ago
• CMU-SAFARI / ramulator
  A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …
  ☆681Updated 2 years ago
• NVlabs / matchlib
  SystemC/C++ library of commonly-used hardware functions and components for HLS.
  ☆293Updated 3 months ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆369Updated this week
• ucsdsysnet / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆205Updated last year
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆415Updated 7 years ago
• poweihuang17 / Documentation_Spike
  Documentation for RISC-V Spike
  ☆105Updated 7 years ago
• sbates130272 / capi-textswap
  A "Hello World" for the Power8 CAPI Interface. Includes application C and RTL code.
  ☆18Updated 10 years ago
• booksim / booksim2
  BookSim 2.0
  ☆398Updated last year
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆206Updated last year
• subbdue / systemverilog.io
  Code used in
  ☆202Updated 8 years ago
• accellera-official / uvm-core
  ☆114Updated last year
• Xilinx / systemctlm-cosim-demo
  QEMU libsystemctlm-soc co-simulation demos.
  ☆159Updated 8 months ago
• seanhwang10 / PCIe-CXL
  Note repository for studying Peripheral Component Interconnect Express (PCIe) and Compute Express Link (CXL).
  ☆15Updated 11 months ago
• arm-university / arm-gem5-rsk
  Official repository of the Arm Research Starter Kit on System Modeling using gem5
  ☆118Updated 7 months ago
• harvard-acc / gem5-aladdin
  End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.
  ☆255Updated 3 years ago
• HewlettPackard / cacti
  An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model
  ☆528Updated last year
• openhwgroup / cva6-sdk
  CVA6 SDK containing RISC-V tools and Buildroot
  ☆78Updated last week
• davidepatti / noxim
  Network on Chip Simulator
  ☆303Updated 3 months ago
• chipsalliance / VeeR-ISS
  ☆151Updated 2 years ago