OpenCAPI / libocxl
LibOCXL is an access library which allows the user to implement a userspace driver for an OpenCAPI accelerator.
☆11Updated 2 months ago
Related projects: ⓘ
- Power Service Layer Simulation Engine☆28Updated 2 years ago
- A "Hello World" for the Power8 CAPI Interface. Includes application C and RTL code.☆18Updated 9 years ago
- CAPI SNAP Framework Hardware and Software☆108Updated 3 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆103Updated 2 months ago
- Virtual Platform for NVDLA☆135Updated 6 years ago
- SDAccel Development Environment Tutorials☆106Updated 4 years ago
- PCI express simulation framework for Cocotb☆134Updated 9 months ago
- Library to abstract the userspace cxl (CAPI) Linux kernel API☆35Updated 4 years ago
- ☆18Updated 3 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆64Updated 3 weeks ago
- QEMU libsystemctlm-soc co-simulation demos.☆117Updated 3 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆253Updated last week
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆200Updated last week
- SystemC/TLM-2.0 Co-simulation framework☆212Updated 4 months ago
- Connectal is a framework for software-driven hardware development.☆161Updated 11 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆59Updated 2 months ago
- Distributed Accelerator OS☆59Updated 2 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆53Updated 6 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆126Updated 2 weeks ago
- ☆84Updated last year
- Advanced Interface Bus (AIB) die-to-die hardware open source☆118Updated 6 months ago
- Support for Rocket Chip on Zynq FPGAs☆39Updated 5 years ago
- AFU framework for streaming applications with CAPI.☆13Updated 6 years ago
- ☆68Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆80Updated 3 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆191Updated last year
- SystemRDL 2.0 language compiler front-end☆226Updated 2 weeks ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆143Updated 2 years ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆130Updated last month
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆52Updated last year