OpenCAPI / libocxl
LibOCXL is an access library which allows the user to implement a userspace driver for an OpenCAPI accelerator.
☆11Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for libocxl
- Power Service Layer Simulation Engine☆28Updated 3 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆103Updated 4 months ago
- CAPI SNAP Framework Hardware and Software☆109Updated 3 years ago
- A "Hello World" for the Power8 CAPI Interface. Includes application C and RTL code.☆18Updated 9 years ago
- Library to abstract the userspace cxl (CAPI) Linux kernel API☆35Updated 4 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆260Updated 3 weeks ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆64Updated 2 months ago
- Virtual Platform for NVDLA☆139Updated 6 years ago
- Support for Rocket Chip on Zynq FPGAs☆39Updated 5 years ago
- Distributed Accelerator OS☆60Updated 2 years ago
- Comment on the rocket-chip source code☆168Updated 6 years ago
- SystemC/TLM-2.0 Co-simulation framework☆222Updated 3 weeks ago
- CVA6 SDK containing RISC-V tools and Buildroot☆62Updated 5 months ago
- PCI express simulation framework for Cocotb☆139Updated 11 months ago
- ☆84Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆93Updated this week
- QEMU libsystemctlm-soc co-simulation demos.☆131Updated 5 months ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆47Updated 4 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆55Updated 8 months ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 2 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆169Updated 4 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆158Updated last year
- SDAccel Development Environment Tutorials☆107Updated 4 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆30Updated last year
- Advanced Interface Bus (AIB) die-to-die hardware open source☆127Updated last month
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆224Updated 3 weeks ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 4 years ago
- upstream: https://github.com/RALC88/gem5☆32Updated last year
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆57Updated last year