OpenCAPI / libocxlLinks
LibOCXL is an access library which allows the user to implement a userspace driver for an OpenCAPI accelerator.
☆12Updated last year
Alternatives and similar repositories for libocxl
Users that are interested in libocxl are comparing it to the libraries listed below
Sorting:
- NVDLA modifications for GreenSocs models/simple_cpu (https://git.greensocs.com/models/simple_cpu)☆20Updated 6 years ago
- SystemC Configuration, Control and Inspection (CCI)☆17Updated last month
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆14Updated 2 years ago
- ☆11Updated last month
- cycle accurate Network-on-Chip Simulator☆28Updated 2 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆48Updated 4 years ago
- The Scale4Edge ecosystem VP☆10Updated 2 months ago
- Main Repo for the OpenHW Group Software Task Group☆17Updated 4 months ago
- ☆62Updated 4 years ago
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Updated 3 years ago
- ☆19Updated last year
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆42Updated 4 months ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Updated last year
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)☆24Updated 6 years ago
- An open-source custom cache generator.☆34Updated last year
- 4096bit Iterative digit-digit Montgomery Multiplication in Verilog☆17Updated 3 years ago
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆22Updated 4 years ago
- Simple runtime for Pulp platforms☆48Updated last week
- ☆17Updated this week
- ☆86Updated 3 years ago
- ☆33Updated 8 months ago
- ☆12Updated last year
- Qbox☆59Updated last week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- PYNQ DMA benchmark project☆12Updated 8 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆15Updated last month
- Open source EDA chip design flow☆51Updated 8 years ago
- Python Model of the RISC-V ISA☆51Updated 2 years ago