gundy / tinyfpga-bx-game-soc

Related projects ⓘ

Alternatives and complementary repositories for tinyfpga-bx-game-soc

• mystorm-org / BlackIce-II
  Software, Firmware and documentation for the myStorm BlackIce-II board
  ☆68Updated 3 years ago
• blackmesalabs / hyperram
  Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC
  ☆82Updated 6 years ago
• abnoname / iceZ0mb1e
  FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC
  ☆55Updated last year
• rob-ng15 / Silice-Playground
  Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice
  ☆34Updated last year
• gtjennings1 / UPDuino-LH154Q01-Display
  Design to connect Lattice Ultraplus FPGA to LH154Q01 Display
  ☆28Updated 6 years ago
• matt-kimball / toygpu
  A simple GPU on a TinyFPGA BX
  ☆82Updated 6 years ago
• mattvenn / fpga-sram
  mystorm sram test
  ☆26Updated 7 years ago
• gtjennings1 / HyperBUS
  A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs
  ☆59Updated 5 years ago
• folknology / IceCore
  IceCore Ice40 HX based modular core
  ☆44Updated 3 years ago
• lawrie / ulx3s_examples
  Example Verilog code for Ulx3s
  ☆40Updated 2 years ago
• Obijuan / Z80-FPGA
  Z80 CPU for OpenFPGAs, with Icestudio
  ☆75Updated 5 months ago
• robinsonb5 / ZPUFlex
  A highly-configurable and compact variant of the ZPU processor core
  ☆34Updated 9 years ago
• Domipheus / ArtyS7
  Where Arty S7 projects are kept. MIT License unless file headers state otherwise.
  ☆22Updated 5 years ago
• dnotq / sdram
  Simple fixed-cycle SDRAM Controller
  ☆25Updated 4 years ago
• emard / ulx3s-misc
  Miscellaneous ULX3S examples (advanced)
  ☆74Updated last year
• Wren6991 / libfpga
  Reusable Verilog 2005 components for FPGA designs
  ☆36Updated last year
• RobertBaruch / n6800
  A 6800 CPU written in nMigen
  ☆47Updated 3 years ago
• alangarf / apple-one
  An attempt at a small Verilog implementation of the original Apple 1 on an FPGA
  ☆138Updated 6 months ago
• MorrisMA / MAM65C02-Processor-Core
  Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001)
  ☆52Updated 8 years ago
• hdl-util / vga-text-mode
  VGA-compatible text mode functionality
  ☆14Updated 4 years ago
• AngelTerrones / Algol
  A RISC-V CPU (Outdated: using priviledge v1.7)
  ☆25Updated 5 years ago
• jamesbowman / sincos
  Efficient implementations of the transcendental functions
  ☆25Updated 7 years ago
• tinyfpga / TinyFPGA-SoC
  Opensource building blocks for TinyFPGA microcontrollers and retro computers.
  ☆17Updated 7 years ago
• daveshah1 / up5k-demos
  ice40 UltraPlus demos
  ☆23Updated 4 years ago
• twj42 / PanoLogicG2_ReverseEngineering
  A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client
  ☆33Updated 5 years ago
• Fabien-Chouteau / Ada-PicoRV32-example
  Example of Ada code running on the PicoRV32 RISC-V CPU for FPGA
  ☆15Updated 6 years ago
• ZipCPU / zbasic
  A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
  ☆43Updated 2 years ago
• zylin / zpugcc
  ☆50Updated 7 years ago
• ElEctric-EyE / verilog-6502
  This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL
  ☆20Updated 4 years ago
• n24bass / ice40_8bitworkshop
  "Designing Video Game Hardware in Verilog" in iCE40HX8K Breakout Board.
  ☆18Updated 4 years ago