This project is a High and Low pass filter designer written in Octave to design and calculate the filter coefficients for a windows sinc filter. The coefficients can be used in the vhdl code for signal processing.
☆15May 3, 2015Updated 10 years ago
Alternatives and similar repositories for FIRFilter
Users that are interested in FIRFilter are comparing it to the libraries listed below
Sorting:
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated last year
- Source code for Kernel Module to run the Raspberry Pi as a 10MSPS scope☆23Apr 17, 2014Updated 11 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆47Updated this week
- ☆13Apr 14, 2023Updated 2 years ago
- ☆13Jan 28, 2026Updated last month
- AES-128 hardware implementation☆33May 4, 2020Updated 5 years ago
- ☆11Jul 4, 2016Updated 9 years ago
- ☆10Mar 18, 2020Updated 5 years ago
- GIAnT, the Generic Implementation ANalysis Toolkit☆12Jul 4, 2018Updated 7 years ago
- 12306 captcha recognition (forward only)☆28Feb 20, 2019Updated 7 years ago
- ☆20May 8, 2012Updated 13 years ago
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- Verilog implementation of MC68851 Memory Management Unit☆13Feb 26, 2018Updated 8 years ago
- USB HID host demo for STM32F4 Discovery : gcc + make☆12Jan 28, 2013Updated 13 years ago
- Code of the exercises, tests and solutions for the programming tracks in exercism.org☆10Aug 22, 2025Updated 6 months ago
- library eagle arduino mega2560☆12Jun 7, 2018Updated 7 years ago
- Kimai REST Client for Python☆11Jul 23, 2020Updated 5 years ago
- ☆14Dec 14, 2020Updated 5 years ago
- A Simulation for the performance of different modulation schemes, BPSK, QPSK, FSK, QAM(16-64) in an AWGN environment.☆10Mar 28, 2019Updated 6 years ago
- ☆13Aug 10, 2014Updated 11 years ago
- ☆12Jul 17, 2016Updated 9 years ago
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆18Jul 9, 2024Updated last year
- ☆10Nov 5, 2020Updated 5 years ago
- Criteria, channel model, link budget model, spec, 3gpp release☆12Nov 9, 2025Updated 3 months ago
- Bitstream Fault Analysis Tool☆15Jul 17, 2023Updated 2 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- FD628 and similar compatible LED controller driver used in LibreELEC☆11Apr 24, 2019Updated 6 years ago
- ☆10Aug 10, 2020Updated 5 years ago
- SDR-Transceiver☆10Dec 30, 2019Updated 6 years ago
- An example of serial output using the STM32 Blackpill and USB CDC☆13Aug 21, 2021Updated 4 years ago
- FPGA video scaler running on Intel Arria 10☆12May 28, 2019Updated 6 years ago
- A Python application to download Google Books and convert them in PDF in a given folder.☆11Oct 21, 2013Updated 12 years ago
- ☆15Nov 28, 2023Updated 2 years ago
- The single carrier multiple access scheme (SC-FDMA) is a novel method of radio transmission currently used in long term evolution (LTE) t…☆11Jul 15, 2021Updated 4 years ago
- MATLAB Simulation to observe the variations in Doppler shift and the Channel Impulse Response due to mobility, sample rate in Freq Select…☆14May 13, 2024Updated last year
- Multi-path UDP protocol - an example implementation☆10Jul 6, 2015Updated 10 years ago
- Eye diagrams are used for visual analysis of the severity of inter symbol interference (ISI), accuracy of sampling timing extraction and …☆13Jul 18, 2020Updated 5 years ago
- Github Repo for Embedded FPGA course by Vincent Claes☆12Mar 10, 2023Updated 2 years ago
- LaTex-Vorlage für meine Master-Thesis an der Hochschule Karlsruhe☆11Jul 22, 2019Updated 6 years ago