coralhu123 / KC705-AD9371Links
The implementation of AD9371 on KC705
☆21Updated 2 months ago
Alternatives and similar repositories for KC705-AD9371
Users that are interested in KC705-AD9371 are comparing it to the libraries listed below
Sorting:
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- development interface mil-std-1553b for system on chip☆22Updated 7 years ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆28Updated last year
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Updated 5 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆40Updated 10 months ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 7 years ago
- Gaussian noise generator Verilog IP core☆31Updated 2 years ago
- SDRAM controller for MIPSfpga+ system☆24Updated 4 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Updated 11 years ago
- Testbenches for HDL projects☆20Updated last week
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- SPI-Flash XIP Interface (Verilog)☆43Updated 3 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- IEEE 802.16 OFDM-based transceiver system☆26Updated 6 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆53Updated 2 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Time to Digital Converter (TDC)☆34Updated 4 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- YPCB-00338-1P1 Hack☆65Updated 7 months ago
- IEEE 802.11 OFDM-based transceiver system☆35Updated 7 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆108Updated last year
- ☆18Updated 4 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆21Updated 7 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆27Updated 2 weeks ago
- ☆14Updated 7 years ago