The implementation of AD9371 on KC705
☆20Jun 10, 2025Updated 9 months ago
Alternatives and similar repositories for KC705-AD9371
Users that are interested in KC705-AD9371 are comparing it to the libraries listed below
Sorting:
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆20Apr 12, 2023Updated 2 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated last month
- 文档编写☆13Sep 19, 2020Updated 5 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆29Dec 25, 2023Updated 2 years ago
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 6 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 5 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 7 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- FPGA Technology Exchange Group相关文件管理☆68Jan 3, 2026Updated 2 months ago
- A complete Linux project for the ZYBO. This project helps me during my first steps with embedded Linux. You can find anything necessary t…☆13Oct 8, 2020Updated 5 years ago
- An attempt to synthesize GPS signals in FPGA logic.☆20Feb 17, 2026Updated 3 weeks ago
- ☆16Sep 29, 2021Updated 4 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- ☆18Sep 16, 2020Updated 5 years ago
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆19Nov 16, 2021Updated 4 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated last year
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- PS/2 Keyboard IP written in VHDL for Xilinx FPGA☆17Jul 11, 2015Updated 10 years ago
- OpenISAC aims to be a versatile and high-performance open-source platform for real-time ISAC experimentation.☆36Feb 23, 2026Updated 2 weeks ago
- UART to AXI Stream interface written in VHDL☆18Oct 20, 2022Updated 3 years ago
- RF power detector board design files☆19Oct 25, 2016Updated 9 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 7 years ago
- A USRP B200 compatible GPSDO board with the u-blox LEA-M8F☆16Jun 16, 2016Updated 9 years ago
- SEA-S7_gesture recognition☆17Aug 1, 2020Updated 5 years ago
- Prototype phase noise analyzer☆21Nov 28, 2020Updated 5 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated 2 years ago
- ☆27Jul 16, 2017Updated 8 years ago
- VHDL functional blocks with their simulations and test sequences☆20Updated this week
- This is the Analog Devices Inc. Yocto/OpenEmbedded layer☆50Oct 29, 2025Updated 4 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆54Dec 6, 2023Updated 2 years ago
- zynqmp_cam_isp_demo linux软件项目☆22Dec 18, 2022Updated 3 years ago
- Zynq-Feather brings the power of a Xilinx Zynq SoC (ARM + FPGA) into the compact Adafruit Feather form factor — enabling modular, high-pe…☆49Apr 16, 2021Updated 4 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago