coralhu123 / KC705-AD9371Links
The implementation of AD9371 on KC705
☆20Updated 5 months ago
Alternatives and similar repositories for KC705-AD9371
Users that are interested in KC705-AD9371 are comparing it to the libraries listed below
Sorting:
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆28Updated last year
- UART to AXI Stream interface written in VHDL☆17Updated 3 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆18Updated 5 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- Testbenches for HDL projects☆22Updated last week
- IEEE 802.16 OFDM-based transceiver system☆28Updated 6 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆22Updated 7 months ago
- SDRAM controller for MIPSfpga+ system☆24Updated 5 years ago
- YPCB-00338-1P1 Hack☆72Updated 10 months ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆59Updated 3 years ago
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- Repository containing the DSP gateware cores☆14Updated 3 weeks ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Updated 7 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆99Updated last year
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆58Updated last year
- ☆30Updated 4 years ago
- ☆19Updated 4 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆66Updated last year
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Updated 6 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- development interface mil-std-1553b for system on chip☆23Updated 7 years ago
- Delta Sigma DAC FPGA☆44Updated 9 months ago
- Time to Digital Converter (TDC)☆34Updated 4 years ago
- Network protocol libraries for VHDL test benches☆13Updated 6 months ago
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆18Updated 4 years ago