The implementation of AD9371 on KC705
☆21Jun 10, 2025Updated last year
Alternatives and similar repositories for KC705-AD9371
Users that are interested in KC705-AD9371 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 8 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆22Apr 12, 2023Updated 3 years ago
- 文档编写☆14Sep 19, 2020Updated 5 years ago
- RF power detector board design files☆20Oct 25, 2016Updated 9 years ago
- DDS board using the 1GSPS AD9910.☆19Dec 11, 2018Updated 7 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- SEA-S7_gesture recognition☆17Aug 1, 2020Updated 6 years ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆32Dec 25, 2023Updated 2 years ago
- JESD204b modules in VHDL☆31Apr 18, 2019Updated 7 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 5 months ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated 2 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 8 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- This is the Analog Devices Inc. Yocto/OpenEmbedded layer☆53Jun 29, 2026Updated 2 months ago
- Some materials and sample source for RV32 OS projects.☆22May 31, 2022Updated 4 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 6 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- FPGA Technology Exchange Group相关文件管理☆68Jan 3, 2026Updated 8 months ago
- A complete Linux project for the ZYBO. This project helps me during my first steps with embedded Linux. You can find anything necessary t…☆13Oct 8, 2020Updated 5 years ago
- ☆18Sep 16, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- zynqmp_cam_isp_demo linux软件项目☆23Dec 18, 2022Updated 3 years ago
- Zynq-Feather brings the power of a Xilinx Zynq SoC (ARM + FPGA) into the compact Adafruit Feather form factor — enabling modular, high-pe…☆49Apr 16, 2021Updated 5 years ago
- FPGAandLAN☆29Jun 13, 2021Updated 5 years ago
- kernel port for juicevm☆13May 25, 2021Updated 5 years ago
- A USRP B200 compatible GPSDO board with the u-blox LEA-M8F☆16Jun 16, 2016Updated 10 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 8 years ago
- An attempt to synthesize GPS signals in FPGA logic.☆19Feb 17, 2026Updated 6 months ago
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆20Nov 16, 2021Updated 4 years ago
- ☆17Apr 7, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Repo for Source files of Avent miroZed Carrier Boards☆12Jan 9, 2025Updated last year
- LiteX LUNA USB stack integration☆14Jun 12, 2022Updated 4 years ago
- ☆42Jul 23, 2026Updated last month
- Synthesizable FIR filters in VHDL☆16Jul 19, 2019Updated 7 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- Binary Decompilation of the Polo G40 Digifant-1 Controller☆12Oct 21, 2018Updated 7 years ago
- SCU Firmware (based on Chromium EC) for embedded USRP Devices. Report issues on the UHD repository!☆15Jul 31, 2026Updated last month