coralhu123 / KC705-AD9371
The implementation of AD9371 on KC705
☆20Updated 4 years ago
Alternatives and similar repositories for KC705-AD9371:
Users that are interested in KC705-AD9371 are comparing it to the libraries listed below
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Testbenches for HDL projects☆12Updated this week
- Verilog IP Cores & Tests☆13Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 6 years ago
- Gaussian noise generator Verilog IP core☆30Updated last year
- Dual-Mode PSK Transceiver on SDR With FPGA☆28Updated 5 months ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- pynq framework for antsdr☆34Updated 9 months ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆18Updated 3 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Updated 5 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆21Updated last month
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆38Updated 2 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated last week
- IEEE P1735 decryptor for VHDL☆30Updated 9 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆15Updated 3 months ago
- Repository containing the DSP gateware cores☆12Updated 5 months ago
- ☆14Updated 3 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆53Updated last week
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆18Updated last year
- Verilog Repository for GIT☆31Updated 3 years ago
- IEEE 802.16 OFDM-based transceiver system☆23Updated 5 years ago
- ☆30Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆14Updated 6 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆51Updated last year