coralhu123 / KC705-AD9371
The implementation of AD9371 on KC705
☆20Updated 4 years ago
Alternatives and similar repositories for KC705-AD9371:
Users that are interested in KC705-AD9371 are comparing it to the libraries listed below
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆21Updated last year
- Testbenches for HDL projects☆12Updated this week
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Updated 5 years ago
- ☆17Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆48Updated 2 years ago
- Verilog IP Cores & Tests☆13Updated 6 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated 3 weeks ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆16Updated last year
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- Small footprint and configurable JESD204B core☆41Updated last month
- Fixed-point math library with VHDL, Python and MATLAB support☆18Updated 6 months ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- ☆14Updated 3 years ago
- Groundhog - Serial ATA Host Bus Adapter☆21Updated 6 years ago
- pynq framework for antsdr☆34Updated 8 months ago
- Computational Storage Device based on the open source project OpenSSD.☆19Updated 4 years ago
- Vivado project for the SP701 Imaging application project☆13Updated 4 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- ☆30Updated 4 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆50Updated this week
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆37Updated 2 years ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆83Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆45Updated last year
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆17Updated 11 months ago
- IP Cores that can be used within Vivado☆25Updated 3 years ago
- ☆27Updated 4 years ago