coralhu123 / KC705-AD9371
The implementation of AD9371 on KC705
☆20Updated 5 years ago
Alternatives and similar repositories for KC705-AD9371:
Users that are interested in KC705-AD9371 are comparing it to the libraries listed below
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- Testbenches for HDL projects☆15Updated last week
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Updated 5 years ago
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆30Updated 6 months ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Updated 11 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆54Updated last month
- IEEE 802.16 OFDM-based transceiver system☆23Updated 5 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆21Updated last month
- ☆15Updated 3 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆38Updated 2 years ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 6 years ago
- YPCB-00338-1P1 Hack☆39Updated 4 months ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated last month
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 6 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆48Updated last year
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆20Updated 5 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- Gaussian noise generator Verilog IP core☆31Updated last year
- minimal code to access ps DDR from PL☆19Updated 5 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- pynq framework for antsdr☆34Updated 11 months ago
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆18Updated 3 years ago
- Vivado project for the SP701 Imaging application project☆13Updated 5 years ago
- Imaging application using MIPI and DisplayPort to process image☆23Updated 5 years ago
- Digital FM Radio Receiver for FPGA☆60Updated 9 years ago