The implementation of AD9371 on KC705
☆21Jun 10, 2025Updated last year
Alternatives and similar repositories for KC705-AD9371
Users that are interested in KC705-AD9371 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 8 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆22Apr 12, 2023Updated 3 years ago
- DDS AD9959驱动程序及硬件设计文件☆12Feb 27, 2020Updated 6 years ago
- 文档编写☆14Sep 19, 2020Updated 6 years ago
- RF power detector board design files☆20Oct 25, 2016Updated 9 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- DDS board using the 1GSPS AD9910.☆20Dec 11, 2018Updated 7 years ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆32Dec 25, 2023Updated 2 years ago
- SEA-S7_gesture recognition☆17Aug 1, 2020Updated 6 years ago
- JESD204b modules in VHDL☆31Apr 18, 2019Updated 7 years ago
- Filter builder tool☆18Apr 11, 2022Updated 4 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 7 months ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated 2 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆22Mar 7, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 8 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- Some materials and sample source for RV32 OS projects.☆22May 31, 2022Updated 4 years ago
- kintex7 ov13850 fpga mipi camera☆22Dec 2, 2025Updated 10 months ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- This is the Analog Devices Inc. Yocto/OpenEmbedded layer☆53Jun 29, 2026Updated 3 months ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆13Jul 18, 2017Updated 9 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- FPGA Technology Exchange Group相关文件管理☆68Jan 3, 2026Updated 9 months ago
- Zynq-Feather brings the power of a Xilinx Zynq SoC (ARM + FPGA) into the compact Adafruit Feather form factor — enabling modular, high-pe…☆49Apr 16, 2021Updated 5 years ago
- A complete Linux project for the ZYBO. This project helps me during my first steps with embedded Linux. You can find anything necessary t…☆13Oct 8, 2020Updated 6 years ago
- A module for TBT3☆48May 11, 2026Updated 5 months ago
- ☆18Sep 16, 2020Updated 6 years ago
- zynqmp_cam_isp_demo linux软件项目☆25Dec 18, 2022Updated 3 years ago
- A USRP B200 compatible GPSDO board with the u-blox LEA-M8F☆16Jun 16, 2016Updated 10 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A naive verilog/systemverilog formatter☆22Apr 2, 2026Updated 6 months ago
- FPGAandLAN☆31Jun 13, 2021Updated 5 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆20Jan 30, 2020Updated 6 years ago
- ☆18Apr 7, 2022Updated 4 years ago
- An attempt to synthesize GPS signals in FPGA logic.☆20Feb 17, 2026Updated 8 months ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 8 years ago
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆21Nov 16, 2021Updated 4 years ago