coralhu123 / KC705-AD9371Links
The implementation of AD9371 on KC705
☆20Updated 2 months ago
Alternatives and similar repositories for KC705-AD9371
Users that are interested in KC705-AD9371 are comparing it to the libraries listed below
Sorting:
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- development interface mil-std-1553b for system on chip☆22Updated 7 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 6 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆11Updated 7 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- Gaussian noise generator Verilog IP core☆31Updated 2 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Updated 7 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- IEEE 802.16 OFDM-based transceiver system☆25Updated 6 years ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆27Updated last year
- Dual-Mode PSK Transceiver on SDR With FPGA☆39Updated 10 months ago
- minimal code to access ps DDR from PL☆20Updated 5 years ago
- Testbenches for HDL projects☆19Updated this week
- ☆19Updated 4 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- A collection of Opal Kelly provided design resources☆17Updated 5 months ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆49Updated 4 years ago
- SDRAM controller for MIPSfpga+ system☆23Updated 4 years ago
- Computational Storage Device based on the open source project OpenSSD.☆27Updated 4 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆62Updated last year
- SPI-Flash XIP Interface (Verilog)☆41Updated 3 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆53Updated 2 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated 2 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 8 months ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Updated 5 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆91Updated last year
- YPCB-00338-1P1 Hack☆57Updated 7 months ago