HanPU-Code / CNN_YOLO_AI_acceleratorLinks
This project is to design yolo AI accelerator in verilog HDL.
☆22Updated 10 months ago
Alternatives and similar repositories for CNN_YOLO_AI_accelerator
Users that are interested in CNN_YOLO_AI_accelerator are comparing it to the libraries listed below
Sorting:
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆18Updated last year
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆12Updated 4 years ago
- SNN on FPGA☆10Updated 3 years ago
- This repository contains full code of Softmax Layer in Verilog☆18Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆37Updated 6 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆21Updated last year
- ☆19Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆39Updated last year
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆59Updated 5 months ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- ☆14Updated 2 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆26Updated 2 years ago
- Hardware accelerator for convolutional neural networks☆50Updated 3 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆24Updated 7 years ago
- A systolic array matrix multiplier☆24Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆18Updated 6 years ago
- EE 272B - VLSI Design Project☆13Updated 4 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆21Updated last year
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆23Updated last year
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆14Updated 3 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆10Updated 2 years ago
- ☆34Updated 6 years ago
- ☆10Updated 3 years ago