This project is to design yolo AI accelerator in verilog HDL.
☆33Oct 8, 2024Updated last year
Alternatives and similar repositories for CNN_YOLO_AI_accelerator
Users that are interested in CNN_YOLO_AI_accelerator are comparing it to the libraries listed below
Sorting:
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 11 months ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13May 9, 2022Updated 3 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- IC设计中的一些经典书籍☆13Jul 28, 2020Updated 5 years ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆31Aug 22, 2024Updated last year
- A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.☆17May 30, 2023Updated 2 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆17Feb 27, 2021Updated 5 years ago
- Hardware and software implementation of Sparsely-active SNNs☆22Updated this week
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆22May 20, 2019Updated 6 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆25Nov 2, 2015Updated 10 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Jul 9, 2024Updated last year
- An automated HDC platform☆11Updated this week
- This repository contains full code of Softmax Layer in Verilog☆21Jul 29, 2020Updated 5 years ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 4 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆22Nov 27, 2025Updated 3 months ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆36Dec 22, 2023Updated 2 years ago
- I will share some useful or interesting papers about neuromorphic processor☆28Feb 6, 2025Updated last year
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆32Sep 22, 2018Updated 7 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆44Oct 31, 2025Updated 4 months ago
- Hyperdimensional computing for language recognition: Matlab and RTL implementations☆36Jan 28, 2017Updated 9 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆76Jul 31, 2018Updated 7 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- 使用DDS芯片AD9914产生线性扫频信号☆12Dec 9, 2020Updated 5 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆43Jun 24, 2022Updated 3 years ago
- ☆11May 8, 2022Updated 3 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆105Jan 17, 2026Updated last month
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆21Jun 30, 2025Updated 8 months ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆15Nov 18, 2025Updated 3 months ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago