This project is to design yolo AI accelerator in verilog HDL.
☆39Oct 8, 2024Updated last year
Alternatives and similar repositories for CNN_YOLO_AI_accelerator
Users that are interested in CNN_YOLO_AI_accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆19Jul 3, 2025Updated 10 months ago
- IC设计中的一些经典书籍☆13Jul 28, 2020Updated 5 years ago
- 东秦第五届龙芯班仓库☆11Oct 22, 2023Updated 2 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13May 9, 2022Updated 4 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆24Jun 30, 2025Updated 10 months ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆35Aug 22, 2024Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago
- An Assortment of Convolutional Neural Networks☆11Mar 10, 2019Updated 7 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆77Jul 31, 2018Updated 7 years ago
- Hyperdimensional computing for language recognition: Matlab and RTL implementations☆36Jan 28, 2017Updated 9 years ago
- Tensor Processing Unit implementation in Verilog☆14Mar 18, 2025Updated last year
- Hardware Acceleration of Neural Networks for Event Camera-Based Object Detection on SoC FPGAs☆22Apr 14, 2026Updated last month
- [Applied Intelligence 2022] Python code for ACP☆12Sep 5, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A bit-level sparsity-awared multiply-accumulate process element.☆19Jul 9, 2024Updated last year
- Professor: C.H. Yang☆10Aug 16, 2025Updated 9 months ago
- yolov5-acceleration-fpga☆11Jun 25, 2025Updated 10 months ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆33Jun 30, 2021Updated 4 years ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆76Jun 7, 2012Updated 13 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆48Oct 14, 2022Updated 3 years ago
- Hardware and software implementation of Sparsely-active SNNs☆22Mar 6, 2026Updated 2 months ago
- A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.☆21May 30, 2023Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- study uvm step by step☆11Mar 28, 2019Updated 7 years ago
- Custom YOLOv4 for apple recognition (clean/damaged) on Alveo U280 accelerator card using Vitis AI framework.☆15Nov 1, 2021Updated 4 years ago
- RISC-V-based many-core neuromorphic architecture☆16Updated this week
- 2023年全国大学生集成电路创新创业大赛-海运捷讯杯-全国二等奖作品 FPGA-Based SSD-MobileNet Acceleator; CNN Acceleator; China IC Competition☆22Dec 2, 2024Updated last year
- Hardware Accelerators on FPGA for Computer Vision Applications☆12Dec 16, 2025Updated 5 months ago
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- ☆14Mar 24, 2022Updated 4 years ago
- unsigned Radix-2 SRT division,基2除法☆16May 12, 2015Updated 11 years ago
- 基4booth乘法器设计与验证☆15Apr 28, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 5 years ago
- I will share some useful or interesting papers about neuromorphic processor☆31Feb 6, 2025Updated last year
- 一个JPEG有损图像压缩编码器☆13May 22, 2023Updated 2 years ago
- Course Project for High Level Chip Design （高层次芯片设计）☆18Jan 2, 2025Updated last year
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆25Jan 2, 2025Updated last year
- Quantization (QAT) Demo on CIFAR10☆17Jan 29, 2024Updated 2 years ago
- 使用DDS芯片AD9914产生线性扫频信号☆12Dec 9, 2020Updated 5 years ago