Gatery, a library for circuit design.
☆26Jul 24, 2026Updated 2 months ago
Alternatives and similar repositories for gatery
Users that are interested in gatery are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 5 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆13Oct 20, 2021Updated 4 years ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆20Aug 8, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- Amateur Radio Callsign RegEx Generator☆14Jul 12, 2022Updated 4 years ago
- Automatic upload of ADIF log to CloudLog☆14Mar 10, 2025Updated last year
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 10 years ago
- ☆19Aug 30, 2020Updated 6 years ago
- Cross EDA Abstraction and Automation☆43Updated this week
- ☆14Jul 14, 2015Updated 11 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆18Oct 8, 2026Updated last week
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 5 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- OpenHT FPGA design☆38Jun 24, 2024Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆29Sep 9, 2026Updated last month
- ☆16May 7, 2025Updated last year
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 3 years ago
- Source repository for BECE Vault — the free, semester-wise notes library for Bachelor in Computer Engineering at Pokhara University. Brow…☆22Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Archived - development continues at openXC7/nextpnr☆71Sep 25, 2026Updated 3 weeks ago
- Online documentation can be found at https://minres.github.io/SCViewer/☆22Aug 17, 2026Updated 2 months ago
- a collection of antenna related designs (mostly based on the UniBalun Project)☆15Nov 7, 2023Updated 2 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- Public repository for PySysC, (From SC Common Practices Subgroup)☆56Dec 26, 2023Updated 2 years ago
- Contents of 50ohm.de☆18Oct 4, 2026Updated last week
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆66Mar 12, 2026Updated 7 months ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- .NET Core console app to push wsjtx_log.adi into Cloudlog☆22Feb 16, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Websocket based MMDVM dashboard☆23Nov 12, 2023Updated 2 years ago
- UPDuino v1.0 - PCB Design Files, Designs, Documentation☆21Jul 17, 2018Updated 8 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Jan 30, 2025Updated last year
- Fork of github.com/UCSBarchlab/OpenTPU for the TGPTPU project☆14Jun 1, 2025Updated last year
- Streaming FPGA/ASIC code generator for Google Protocol Buffers.☆19Jan 29, 2021Updated 5 years ago
- Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface☆17Sep 9, 2026Updated last month
- This shows a simple ARM bare-metal software implementation for gem5☆21Sep 26, 2021Updated 5 years ago