synogate / gateryLinks
Gatery, a library for circuit design.
☆20Updated 8 months ago
Alternatives and similar repositories for gatery
Users that are interested in gatery are comparing it to the libraries listed below
Sorting:
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- A Verilog Synthesis Regression Test☆37Updated last year
- Visual Simulation of Register Transfer Logic☆101Updated 2 weeks ago
- FPGA Assembly (FASM) Parser and Generator☆95Updated 3 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆29Updated 3 weeks ago
- CV32E40X Design-Verification environment☆13Updated last year
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Fiber-based SystemVerilog Simulator.☆25Updated 3 years ago
- RTL blocks compatible with the Rocket Chip Generator☆16Updated 5 months ago
- FPGA tool performance profiling☆102Updated last year
- ☆62Updated 4 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated 2 weeks ago
- RISC-V Configuration Structure☆41Updated 10 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 10 months ago
- SoC for muntjac☆12Updated 2 months ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 8 months ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- ☆22Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆36Updated 5 months ago
- Chisel library for Unum Type-III Posit Arithmetic☆39Updated 5 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- PicoRV☆44Updated 5 years ago
- Naive Educational RISC V processor☆88Updated last month
- NucleusRV (rv32-imf) - A 32-bit 5 staged pipelined risc-v core.☆74Updated 3 weeks ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆26Updated 3 weeks ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆35Updated this week
- A pipelined RISC-V processor☆57Updated last year