synogate / gateryLinks
Gatery, a library for circuit design.
☆21Updated 9 months ago
Alternatives and similar repositories for gatery
Users that are interested in gatery are comparing it to the libraries listed below
Sorting:
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- ABC: System for Sequential Logic Synthesis and Formal Verification☆29Updated 3 weeks ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- SoC for muntjac☆12Updated 3 months ago
- Visual Simulation of Register Transfer Logic☆101Updated last month
- ☆61Updated 4 years ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- FPGA Assembly (FASM) Parser and Generator☆97Updated 3 years ago
- RISC-V Configuration Structure☆41Updated 10 months ago
- NucleusRV (rv32-imf) - A 32-bit 5 staged pipelined risc-v core.☆75Updated this week
- ☆22Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 10 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- FPGA tool performance profiling☆102Updated last year
- Fiber-based SystemVerilog Simulator.☆25Updated 3 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆146Updated last month
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- PicoRV☆44Updated 5 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆43Updated 5 months ago
- A Verilog Synthesis Regression Test☆37Updated last year
- CV32E40X Design-Verification environment☆13Updated last year
- The specification for the FIRRTL language☆63Updated last week
- Simple runtime for Pulp platforms☆49Updated last month
- RTL blocks compatible with the Rocket Chip Generator☆16Updated 5 months ago
- The multi-core cluster of a PULP system.☆108Updated last week
- Plugins for Yosys developed as part of the F4PGA project.☆84Updated last year
- Small SERV-based SoC primarily for OpenMPW tapeout☆47Updated 3 months ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 8 months ago
- A pipelined RISC-V processor☆58Updated last year