Gatery, a library for circuit design.
☆23Dec 9, 2024Updated last year
Alternatives and similar repositories for gatery
Users that are interested in gatery are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 4 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 6 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 8 months ago
- Amateur Radio Callsign RegEx Generator☆13Jul 12, 2022Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆21Aug 8, 2022Updated 3 years ago
- Automatic upload of ADIF log to CloudLog☆14Mar 10, 2025Updated last year
- ☆19Aug 30, 2020Updated 5 years ago
- ☆14Jul 14, 2015Updated 10 years ago
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 5 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆17Mar 26, 2026Updated 3 weeks ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 9 months ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- high abstraction synthesis☆14Apr 8, 2024Updated 2 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆28Jul 11, 2024Updated last year
- ☆26Mar 5, 2026Updated last month
- ☆16May 7, 2025Updated 11 months ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 5 months ago
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 2 years ago
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 5 years ago
- Petri Net Editor☆46Apr 5, 2022Updated 4 years ago
- Online documentation can be found at https://minres.github.io/SCViewer/☆21Apr 10, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Compares the different RISC-V soft cores in order to help you select the best one for your application.☆15Jun 13, 2025Updated 10 months ago
- A Rocket-based RISC-V superscalar in-order core☆38Mar 11, 2026Updated last month
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated last month
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆94Updated this week
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆66Mar 12, 2026Updated last month
- A Python to VHDL compiler☆17Apr 28, 2025Updated 11 months ago
- ☆27Jan 19, 2026Updated 2 months ago
- Websocket based MMDVM dashboard☆23Nov 12, 2023Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- UPDuino v1.0 - PCB Design Files, Designs, Documentation☆21Jul 17, 2018Updated 7 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Jan 30, 2025Updated last year
- ☆20Dec 27, 2024Updated last year
- Collection of Raspberry Pi Pico board adapters for use with Pico-DirtyJTAG☆15Jun 5, 2024Updated last year
- Streaming FPGA/ASIC code generator for Google Protocol Buffers.☆19Jan 29, 2021Updated 5 years ago
- Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface☆17Mar 10, 2026Updated last month
- Experimental flows using nextpnr for Xilinx devices☆60Mar 28, 2026Updated 2 weeks ago