Gatery, a library for circuit design.
☆26Dec 9, 2024Updated last year
Alternatives and similar repositories for gatery
Users that are interested in gatery are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆12Oct 20, 2021Updated 4 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 11 months ago
- Amateur Radio Callsign RegEx Generator☆15Jul 12, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆21Aug 8, 2022Updated 3 years ago
- Automatic upload of ADIF log to CloudLog☆14Mar 10, 2025Updated last year
- a collection of antenna related designs (mostly based on the UniBalun Project)☆15Nov 7, 2023Updated 2 years ago
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 9 years ago
- ☆19Aug 30, 2020Updated 5 years ago
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 5 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆18Updated this week
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 11 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- OpenHT FPGA design☆36Jun 24, 2024Updated last year
- high abstraction synthesis☆14Apr 8, 2024Updated 2 years ago
- ☆28Jun 3, 2026Updated 2 weeks ago
- ☆16May 7, 2025Updated last year
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 3 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Jun 7, 2026Updated last week
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 5 years ago
- Online documentation can be found at https://minres.github.io/SCViewer/☆21Apr 10, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Compares the different RISC-V soft cores in order to help you select the best one for your application.☆20Jun 13, 2025Updated last year
- A Rocket-based RISC-V superscalar in-order core☆41Updated this week
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- Die App zum Lernen auf die Amateurfunkprüfung passend zu 50ohm.de☆29Apr 19, 2026Updated last month
- Websocket based MMDVM dashboard☆23Nov 12, 2023Updated 2 years ago
- UPDuino v1.0 - PCB Design Files, Designs, Documentation☆21Jul 17, 2018Updated 7 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Jan 30, 2025Updated last year
- Collection of Raspberry Pi Pico board adapters for use with Pico-DirtyJTAG☆15Jun 5, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Streaming FPGA/ASIC code generator for Google Protocol Buffers.☆19Jan 29, 2021Updated 5 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface☆17Updated this week
- m'dots☆15Feb 5, 2026Updated 4 months ago
- Experimental flows using nextpnr for Xilinx devices☆65Jun 9, 2026Updated last week
- NIST P-256 signatures for Cortex-M4 microcontrollers☆16Mar 14, 2021Updated 5 years ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆60Updated this week