synogate / gateryLinks
Gatery, a library for circuit design.
☆22Updated last year
Alternatives and similar repositories for gatery
Users that are interested in gatery are comparing it to the libraries listed below
Sorting:
- FPGA Assembly (FASM) Parser and Generator☆99Updated 3 years ago
- Visual Simulation of Register Transfer Logic☆110Updated 5 months ago
- ET Accelerator Firmware and Runtime☆35Updated 2 weeks ago
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Updated last week
- SoC for muntjac☆12Updated 7 months ago
- ☆21Updated 2 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- MR1 formally verified RISC-V CPU☆57Updated 7 years ago
- ☆62Updated 5 years ago
- NucleusRV (rv32-imf) - A 32-bit 5 staged pipelined risc-v core.☆77Updated 3 weeks ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Updated last month
- ABC: System for Sequential Logic Synthesis and Formal Verification☆31Updated last week
- FPGA tool performance profiling☆105Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Chisel library for Unum Type-III Posit Arithmetic☆45Updated 10 months ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆37Updated 5 months ago
- RISC-V Configuration Structure☆41Updated last year
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- CV32E40X Design-Verification environment☆16Updated last year
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Updated last month
- The specification for the FIRRTL language☆62Updated last week
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆29Updated 2 months ago
- Logic circuit analysis and optimization☆45Updated last week
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 7 months ago
- Exploring gate level simulation☆58Updated 9 months ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆49Updated last year
- PicoRV☆43Updated 5 years ago
- IRSIM switch-level simulator for digital circuits☆36Updated 3 months ago