lowRISC / sonata-systemLinks
A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
☆45Updated last week
Alternatives and similar repositories for sonata-system
Users that are interested in sonata-system are comparing it to the libraries listed below
Sorting:
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆113Updated last month
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆112Updated 2 months ago
- HW Design Collateral for Caliptra RoT IP☆112Updated this week
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆81Updated this week
- RISC-V Processor Trace Specification☆194Updated last month
- Design files and associated documentation for Sonata PCB, part of the Sunburst Project☆18Updated 6 months ago
- The multi-core cluster of a PULP system.☆108Updated 2 weeks ago
- Building and deploying container images for open source electronic design automation (EDA)☆116Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- FPGA tool performance profiling☆102Updated last year
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆25Updated last year
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆83Updated last week
- Raptor end-to-end FPGA Compiler and GUI☆84Updated 9 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆57Updated last month
- ☆90Updated last month
- ☆32Updated this week
- ☆92Updated last month
- Naive Educational RISC V processor☆88Updated 2 months ago
- RISC-V Nexus Trace TG documentation and reference code☆52Updated 9 months ago
- MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…☆86Updated last year
- The main Embench repository☆290Updated last year
- ☆41Updated 10 months ago
- RISC-V Scratchpad☆71Updated 2 years ago
- ☆96Updated last month
- A dependency management tool for hardware projects.☆323Updated 3 weeks ago
- CoreScore☆163Updated last month
- 😎 A curated list of awesome RISC-V implementations☆138Updated 2 years ago
- RISC-V Formal Verification Framework☆150Updated this week
- PolarFire SoC hart software services☆47Updated last month