lowRISC / sonata-systemLinks
A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
☆45Updated 3 weeks ago
Alternatives and similar repositories for sonata-system
Users that are interested in sonata-system are comparing it to the libraries listed below
Sorting:
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆113Updated last month
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆112Updated 3 months ago
- HW Design Collateral for Caliptra RoT IP☆113Updated this week
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆82Updated last week
- Naive Educational RISC V processor☆89Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆26Updated 2 years ago
- RISC-V Processor Trace Specification☆194Updated 3 weeks ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆58Updated last week
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆83Updated last week
- Building and deploying container images for open source electronic design automation (EDA)☆116Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- RISC-V Formal Verification Framework☆156Updated last week
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 7 months ago
- FPGA tool performance profiling☆102Updated last year
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- RISC-V Nexus Trace TG documentation and reference code☆53Updated 9 months ago
- Raptor end-to-end FPGA Compiler and GUI☆86Updated 10 months ago
- ☆89Updated last month
- ☆103Updated last week
- PolarFire SoC hart software services☆47Updated last month
- Simple runtime for Pulp platforms☆49Updated 3 weeks ago
- FuseSoC standard core library☆147Updated 4 months ago
- Experimental flows using nextpnr for Xilinx devices☆246Updated last year
- ☆92Updated last month
- ☆96Updated last month
- FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago