FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Paderborn University, Germany.
☆60Nov 7, 2026Updated this week
Alternatives and similar repositories for finn-plus
Users that are interested in finn-plus are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Collection of ONNX model graph transformation and analysis passes based on ONNX IR and ONNX Script☆12Updated this week
- Open-source AI acceleration on FPGA: from ONNX to RTL☆63Oct 9, 2026Updated 3 weeks ago
- ☆14May 23, 2025Updated last year
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆20Updated this week
- QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX☆195Sep 1, 2026Updated 2 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- SYCL-based 2D Stencil Simulation Framework☆19May 3, 2026Updated 6 months ago
- Dataflow compiler for QNN inference on FPGAs☆1,088Updated this week
- extended benchmarking automation tool for HPC applications☆17Updated this week
- The codebase that computed the Ninth Dedekind Number☆13Jan 18, 2026Updated 9 months ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆33Aug 17, 2022Updated 4 years ago
- Vitis HLS Library for FINN☆229Updated this week
- Model zoo for the Quantized ONNX (QONNX) model format☆16Sep 25, 2026Updated last month
- Quantized Training for Convolutional Neural Networks using Xilinx Brevitas☆12Mar 16, 2022Updated 4 years ago
- Distributed arithmetic optimization for quantized nn on FPGAs☆30Apr 15, 2026Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Low-Precision YOLO on PYNQ with FINN☆40Nov 26, 2023Updated 2 years ago
- Resource Utilization and Latency Estimation for ML on FPGA.☆20Apr 11, 2026Updated 6 months ago
- Low Precision(quantized) Yolov5☆48Mar 24, 2025Updated last year
- Various utilities for the Brevitas (https://github.com/Xilinx/brevitas) framework for neural network quantization in PyTorch☆11Jan 16, 2026Updated 9 months ago
- A research shell for Alveo V80☆54Updated this week
- ☆19Jan 22, 2025Updated last year
- Dataflow QNN inference accelerator examples on FPGAs☆268Mar 10, 2026Updated 7 months ago
- High Granularity Quantization v2 [FPGA'26] [FCCM'26, best paper]☆28Updated this week
- An OpenFlow implementation for the NetFPGA-10G card☆20Feb 18, 2015Updated 11 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆20Dec 29, 2024Updated last year
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆111Jun 30, 2025Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆56Sep 20, 2024Updated 2 years ago
- ☆18Oct 29, 2021Updated 5 years ago
- ☆15Oct 26, 2023Updated 3 years ago
- ☆18Sep 9, 2024Updated 2 years ago
- This repository contains the results and code for the MLPerf™ Tiny Inference v0.7 benchmark.☆19May 18, 2023Updated 3 years ago
- HW-PR-NAS is a single surrogate model trained to Pareto rank the architectures based on Accuracy, Latency and energy consumption☆17Oct 15, 2022Updated 4 years ago
- Record MPI operations on tape☆26Dec 13, 2023Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Deep Neural Network inference using Xilinx Zynq-7000 chip.☆29Jun 26, 2020Updated 6 years ago
- A course based on FINN with hands on Lectures, Examples and Labs to go from 0 to a full custom Quantized Neural Network running on your v…☆51Jul 3, 2025Updated last year
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆21Jan 21, 2022Updated 4 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆129Sep 6, 2026Updated 2 months ago
- ☆10Sep 11, 2020Updated 6 years ago
- DPU on PYNQ☆250Aug 12, 2025Updated last year
- Deterministic ONNX-to-C compiler for embedded and safety-critical systems, generating static, auditable C code with no dynamic memory or …☆41Updated this week