Alternatives and similar repositories for instrumented_adder:

Users that are interested in instrumented_adder are comparing it to the libraries listed below

• byuccl / bfat
  Bitstream Fault Analysis Tool
  ☆13Updated last year
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆43Updated 6 months ago
• chipsalliance / fpga-interchange-schema
  ☆52Updated 2 years ago
• b224hisl / rioschip
  ☆33Updated 2 years ago
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆23Updated 4 years ago
• antmicro / verilator-dynamic-scheduler-examples
  ☆22Updated last year
• rahulk29 / sram22
  A configurable SRAM generator
  ☆42Updated last week
• asinghani / sky130-chip-vis
  Gate-level visualization generator for SKY130-based chip designs.
  ☆19Updated 3 years ago
• siliconcompiler / lambdapdk
  Library of open source Process Design Kits (PDKs)
  ☆32Updated last week
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆69Updated 8 months ago
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆18Updated 3 years ago
• pulp-platform / svase
  ☆31Updated last week
• pulp-platform / cheshire-ihp130-o
  ☆31Updated 3 months ago
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• wyvernSemi / usbModel
  USB virtual model in C++ for Verilog
  ☆28Updated 3 months ago
• wulffern / tt06-sar
  SAR ADC on tiny tapeout
  ☆37Updated 2 months ago
• YosysHQ / padring
  A padring generator for ASICs
  ☆24Updated last year
• semify-eda / fstdumper
  Verilog VPI module to dump FST (Fast Signal Trace) databases
  ☆16Updated last year
• Kuree / hgdb
  Hardware generator debugger
  ☆73Updated 11 months ago
• mattvenn / multi_project_tools
  tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles
  ☆35Updated 2 years ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆35Updated 9 months ago
• antmicro / topwrap
  A Python package for generating HDL wrappers and top modules for HDL sources
  ☆28Updated this week
• laurentc2 / ASAP7_for_KLayout
  KLayout technology files for ASAP7 FinFET educational process
  ☆20Updated last year
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆68Updated last week
• RIOSLaboratory / OpenRPDK28
  Open source process design kit for 28nm open process
  ☆46Updated 8 months ago
• sifive / duh
  👾 Design ∪ Hardware
  ☆72Updated 2 months ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆53Updated 2 months ago
• chipsalliance / UHDM-integration-tests
  ☆31Updated last year
• efabless / caravel_user_project_analog
  ☆45Updated last month
• Intuity / nexus
  Open source RTL simulation acceleration on commodity hardware
  ☆23Updated last year