mattvenn / instrumented_adder

Related projects: ⓘ

• AUCOHL / Lighter
  An automatic clock gating utility
  ☆40Updated 2 months ago
• byuccl / bfat
  Bitstream Fault Analysis Tool
  ☆12Updated last year
• b224hisl / rioschip
  ☆31Updated last year
• rahulk29 / sram22
  A configurable SRAM generator
  ☆41Updated last week
• pulp-platform / svase
  ☆28Updated 2 weeks ago
• chipsalliance / fpga-interchange-schema
  ☆51Updated 2 years ago
• wyvernSemi / usbModel
  USB virtual model in C++ for Verilog
  ☆26Updated 2 weeks ago
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆44Updated 7 months ago
• asicsforthemasses / LunaPnR
  LunaPnR is a place and router for integrated circuits
  ☆40Updated last month
• povik / yosys-slang
  slang-based frontend for Yosys
  ☆28Updated this week
• asinghani / sky130-chip-vis
  Gate-level visualization generator for SKY130-based chip designs.
  ☆20Updated 3 years ago
• efabless / sky130_sram_macros_old
  ☆35Updated 2 years ago
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆21Updated 4 years ago
• wulffern / tt06-sar
  SAR ADC on tiny tapeout
  ☆31Updated 2 months ago
• siliconcompiler / lambdapdk
  Library of open source Process Design Kits (PDKs)
  ☆21Updated this week
• chipsalliance / UHDM-integration-tests
  ☆30Updated 11 months ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆66Updated 4 months ago
• andylithia / Project-Yatsuhashi-Chip1
  ☆39Updated last year
• laurentc2 / ASAP7_for_KLayout
  KLayout technology files for ASAP7 FinFET educational process
  ☆18Updated last year
• sifive / duh
  👾 Design ∪ Hardware
  ☆72Updated 11 months ago
• mattvenn / multi_project_tools
  tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles
  ☆34Updated last year
• semify-eda / fstdumper
  Verilog VPI module to dump FST (Fast Signal Trace) databases
  ☆15Updated last year
• YosysHQ / padring
  A padring generator for ASICs
  ☆22Updated last year
• Kuree / hgdb
  Hardware generator debugger
  ☆71Updated 7 months ago
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆48Updated 2 weeks ago
• XedaHQ / xeda
  Cross EDA Abstraction and Automation
  ☆33Updated last week
• alainmarcel / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…
  ☆25Updated this week
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆17Updated 2 years ago
• lnis-uofu / TIGFET-10nm-PDK
  An open source PDK using TIGFET 10nm devices.
  ☆42Updated last year
• tdene / synth_opt_adders
  Prefix tree adder space exploration library
  ☆53Updated last year