matt-alencar / fpga-uart-tx-rxLinks
Basic UART TX/RX module for FPGA
☆34Updated 7 years ago
Alternatives and similar repositories for fpga-uart-tx-rx
Users that are interested in fpga-uart-tx-rx are comparing it to the libraries listed below
Sorting:
- FPGA Logic Analyzer and GUI☆145Updated 2 years ago
- Verilog modules required to get the OV7670 camera working☆76Updated 7 years ago
- Simple UART controller for FPGA written in VHDL☆106Updated 4 years ago
- Verilog UART☆186Updated 12 years ago
- SPI Slave for FPGA in Verilog and VHDL☆217Updated last year
- A simple implementation of a UART modem in Verilog.☆168Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆92Updated 3 years ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- SPI master and SPI slave for FPGA written in VHDL☆180Updated 4 years ago
- Audio controller (I2S, SPDIF, DAC)☆91Updated 6 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆71Updated 4 years ago
- 8051 core☆109Updated 11 years ago
- SPI Master for FPGA - VHDL and Verilog☆314Updated 2 years ago
- TangPrimer-20K-example project☆221Updated last year
- A series of CORDIC related projects☆120Updated last year
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆74Updated 5 years ago
- I2C slave Verilog Design and TestBench☆26Updated 6 years ago
- Verilog implementation of a RISC-V core☆133Updated 7 years ago
- configurable cordic core in verilog☆53Updated 11 years ago
- Small (Q)SPI flash memory programmer in Verilog☆66Updated 3 years ago
- Pipeline FFT Implementation in Verilog HDL☆151Updated 6 years ago
- USB 2.0 Device IP Core☆72Updated 8 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆158Updated 4 years ago
- Verilog SPI master and slave☆62Updated 9 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago
- a super-simple pipelined verilog divider. flexible to define stages☆59Updated 6 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆81Updated last year