matt-alencar / fpga-uart-tx-rxLinks
Basic UART TX/RX module for FPGA
☆33Updated 7 years ago
Alternatives and similar repositories for fpga-uart-tx-rx
Users that are interested in fpga-uart-tx-rx are comparing it to the libraries listed below
Sorting:
- Verilog modules required to get the OV7670 camera working☆74Updated 7 years ago
- A simple implementation of a UART modem in Verilog.☆157Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- Verilog UART☆183Updated 12 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆68Updated 4 years ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- Basic RISC-V Test SoC☆153Updated 6 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- I2C controller core☆46Updated 2 years ago
- Verilog implementation of a RISC-V core☆125Updated 7 years ago
- FPGA Logic Analyzer and GUI☆141Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- ☆106Updated 2 years ago
- TangPrimer-20K-example project☆214Updated last year
- SPI Slave for FPGA in Verilog and VHDL☆214Updated last year
- SPI Master for FPGA - VHDL and Verilog☆302Updated 2 years ago
- Audio controller (I2S, SPDIF, DAC)☆90Updated 6 years ago
- An implementation of the CORDIC algorithm in Verilog.☆102Updated 6 years ago
- I2C slave Verilog Design and TestBench☆25Updated 6 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆151Updated 4 years ago
- I2C Master Verilog module☆34Updated 4 months ago
- UART -> AXI Bridge☆63Updated 4 years ago
- A series of CORDIC related projects☆115Updated 11 months ago
- SPI master and SPI slave for FPGA written in VHDL☆180Updated 4 years ago
- Arduino compatible Risc-V Based SOC☆157Updated last year
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆127Updated 6 years ago
- Simple UART controller for FPGA written in VHDL☆103Updated 4 years ago
- Pipeline FFT Implementation in Verilog HDL☆137Updated 6 years ago