Basic UART TX/RX module for FPGA
☆36Oct 18, 2018Updated 7 years ago
Alternatives and similar repositories for fpga-uart-tx-rx
Users that are interested in fpga-uart-tx-rx are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ESP32-NOW with Wifi☆23Apr 11, 2025Updated last year
- 8b/10b is a line code that maps 8-bit words to 10-bit symbols to achieve DC-balance and bounded disparity, which is used for telecommunic…☆12Jun 8, 2021Updated 5 years ago
- Present Crypto Engine in Verilog☆12Feb 27, 2016Updated 10 years ago
- FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz☆20Nov 15, 2021Updated 4 years ago
- 16-colour VGA display on Raspberry Pico for analogue VGA monitor and digital LCD panel, with resolution 640x480/16 colors.☆17Aug 17, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Some attempts to build CNN on PYNQ.☆25Jun 28, 2019Updated 7 years ago
- ☆17Jul 12, 2020Updated 6 years ago
- Interface Protocol in Verilog☆52Aug 2, 2019Updated 7 years ago
- shortwave reception software☆14Jul 17, 2018Updated 8 years ago
- ☆12Mar 1, 2021Updated 5 years ago
- Matrak Verilog ile yazılmış bir RISC-V işlemcidir.☆11May 8, 2024Updated 2 years ago
- This repository shows design process for wrist watch on HDSP indicators☆13Dec 21, 2024Updated last year
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- high level VHDL floating point library for synthesis in fpga☆18Sep 4, 2026Updated 2 weeks ago
- This is a BCH encoder/decoder for NAND flash based on the code from Micron.☆13Aug 13, 2019Updated 7 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 15 years ago
- ☆13Aug 25, 2022Updated 4 years ago
- Autocorrelation and cross-correlation signal☆12Oct 19, 2020Updated 5 years ago
- A small Deep Learning Image recognition tutorial aimed at people just starting out in their Deep Learning Journey☆12Nov 17, 2018Updated 7 years ago
- NIOSDuino - Arduino framework running on NIOS II☆17Apr 14, 2024Updated 2 years ago
- Verilog implementation of 16-bit multi-cycle RISC15 processor design☆16Nov 4, 2015Updated 10 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Embedded facial recognition system involving PYNQ board, Webcam, and HDMI output.☆11May 10, 2018Updated 8 years ago
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 9 years ago
- CI Docker Images☆19Jan 1, 2021Updated 5 years ago
- WM8731 Audio CODEC using Verilog (DE2-115)☆11Jul 28, 2019Updated 7 years ago
- 下载 jm 漫画☆15Sep 17, 2025Updated last year
- Pipelined RISC-V CPU☆28Jun 9, 2021Updated 5 years ago
- Bose–Chaudhuri–Hocquenghem Codec☆14Mar 19, 2026Updated 6 months ago
- a subclass of numpy.ndarray that does fixed-point arithmetic☆14Dec 10, 2025Updated 9 months ago
- ☆11May 10, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Dual-Core Out-of-Order MIPS CPU Design☆25May 8, 2025Updated last year
- Driver for Microchip Technology Inc. 23LC (23LCV) SPI SRAM chips for AVR, SAM3X (Due), and SAM M0+ (SAMD, SAML, SAMC) microcontrollers on…☆14Nov 26, 2019Updated 6 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆12Sep 22, 2020Updated 5 years ago
- An implementation of the decoding of BCH codes resistant to timing attacks☆11Sep 18, 2020Updated 6 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- Python Digital signal processing (DSP) modules☆20Nov 6, 2020Updated 5 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago