matt-alencar / fpga-uart-tx-rxLinks
Basic UART TX/RX module for FPGA
☆34Updated 7 years ago
Alternatives and similar repositories for fpga-uart-tx-rx
Users that are interested in fpga-uart-tx-rx are comparing it to the libraries listed below
Sorting:
- Verilog modules required to get the OV7670 camera working☆75Updated 7 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆69Updated 4 years ago
- FPGA Logic Analyzer and GUI☆144Updated 2 years ago
- Audio controller (I2S, SPDIF, DAC)☆90Updated 6 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- I2C slave Verilog Design and TestBench☆26Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆92Updated 3 years ago
- SPI Slave for FPGA in Verilog and VHDL☆215Updated last year
- TangPrimer-20K-example project☆217Updated last year
- A simple implementation of a UART modem in Verilog.☆164Updated 4 years ago
- SPI Master for FPGA - VHDL and Verilog☆309Updated 2 years ago
- Verilog SPI master and slave☆61Updated 9 years ago
- 8051 core☆109Updated 11 years ago
- USB 2.0 Device IP Core☆71Updated 8 years ago
- Verilog UART☆186Updated 12 years ago
- A series of CORDIC related projects☆117Updated last year
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆79Updated last year
- Simple UART controller for FPGA written in VHDL☆105Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago
- Basic USB-CDC device core (Verilog)☆79Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆65Updated 3 years ago
- SPI master and SPI slave for FPGA written in VHDL☆180Updated 4 years ago
- I2C controller core☆46Updated 2 years ago
- Basic RISC-V Test SoC☆160Updated 6 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆76Updated 3 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 7 years ago
- I2C Master Verilog module☆34Updated 5 months ago