AngeloJacobo / FPGA_RealTime_and_Static_Sobel_Edge_DetectionLinks
Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images
☆61Updated 3 years ago
Alternatives and similar repositories for FPGA_RealTime_and_Static_Sobel_Edge_Detection
Users that are interested in FPGA_RealTime_and_Static_Sobel_Edge_Detection are comparing it to the libraries listed below
Sorting:
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆61Updated 2 years ago
- Pipeline FFT Implementation in Verilog HDL☆120Updated 6 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 4 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆127Updated 4 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 10 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆80Updated last year
- PCIE 5.0 Graduation project (Verification Team)☆76Updated last year
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- APB to I2C☆41Updated 10 years ago
- ☆43Updated 4 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆54Updated last year
- AXI DMA 32 / 64 bits☆113Updated 10 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- SPI interface connect to APB BUS with Verilog HDL☆31Updated 3 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆12Updated 11 months ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- Architectural design of data router in verilog☆31Updated 5 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆29Updated last year
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆55Updated 3 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- UVM and System Verilog Manuals☆43Updated 6 years ago
- AXI Interconnect☆49Updated 3 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆149Updated 3 months ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago