AngeloJacobo / FPGA_RealTime_and_Static_Sobel_Edge_DetectionLinks
Pipelined implementation of  Sobel Edge Detection on OV7670 camera and on still images
☆65Updated 3 years ago
Alternatives and similar repositories for FPGA_RealTime_and_Static_Sobel_Edge_Detection
Users that are interested in FPGA_RealTime_and_Static_Sobel_Edge_Detection are comparing it to the libraries listed below
Sorting:
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆67Updated 3 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆132Updated 4 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 8 months ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Pipeline FFT Implementation in Verilog HDL☆137Updated 6 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- PCIE 5.0 Graduation project (Verification Team)☆85Updated last year
- Image Processing Toolbox in Verilog using Basys3 FPGA☆217Updated 5 months ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆92Updated 6 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆120Updated 3 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆69Updated 3 years ago
- Lecture about FIR filter on an FPGA☆12Updated last year
- ☆50Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆109Updated 10 months ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- ☆166Updated 3 years ago
- AHB3-Lite Interconnect☆95Updated last year
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated 2 years ago
- SPI interface connect to APB BUS with Verilog HDL☆37Updated 4 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated last year
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆89Updated last year
- Verilog module for calculation of FFT.☆186Updated 13 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- This is a detailed SystemVerilog course☆123Updated 7 months ago