Verilog modules required to get the OV7670 camera working
☆88Jul 26, 2018Updated 8 years ago
Alternatives and similar repositories for OV7670-Verilog
Users that are interested in OV7670-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆83Nov 15, 2021Updated 4 years ago
- This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog☆30Nov 20, 2018Updated 7 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆33Mar 18, 2023Updated 3 years ago
- OV7670 (Verilog HDL)Drive for FPGA☆19Mar 4, 2019Updated 7 years ago
- Integration of two camera 📷 modules to Basys 3 FPGA☆47Feb 8, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Collection of hardware description languages writings and code snippets☆30Jan 29, 2015Updated 11 years ago
- Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module☆21Feb 8, 2018Updated 8 years ago
- This is a basic project that takes video stream from OV7670 camera and displays via VGA on Artix7 FPGA.☆15Oct 25, 2018Updated 7 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆25Nov 17, 2021Updated 4 years ago
- USB-to-PS2 mouse controller for FPGAs written in Verilog. Performs clock division, signal sampling, processing, error checking, and valid…☆17Feb 26, 2022Updated 4 years ago
- ☆68Jun 25, 2024Updated 2 years ago
- This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for ef…☆16Jun 25, 2025Updated last year
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Verilog SDRAM memory controller☆383May 13, 2017Updated 9 years ago
- ☆11Nov 17, 2025Updated 10 months ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆32Aug 16, 2021Updated 5 years ago
- A 5$ Xilinx ZYNQ development board.☆28Jan 25, 2023Updated 3 years ago
- A repository of IPs for hardware computer vision (FPGA)☆97Oct 21, 2015Updated 10 years ago
- Realtime depth map 🏞️ generation using SSD algorithm on low end Basys 3 FPGA. Support 320x240 and 160x120 resolutions.☆22Feb 8, 2023Updated 3 years ago
- FPGA Camera Parallel & MIPI Verilog☆35Nov 15, 2025Updated 10 months ago
- Verilog Generator of Neural Net Digit Detector for FPGA☆314Sep 7, 2022Updated 4 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆12Jun 4, 2021Updated 5 years ago
- Open Source 4k CSI-2 Rx core for Xilinx FPGAs☆424Nov 14, 2018Updated 7 years ago
- Xilinx Unisim Library in Verilog☆93Jul 22, 2020Updated 6 years ago
- ☆12May 29, 2020Updated 6 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆34May 15, 2023Updated 3 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆202Jul 28, 2021Updated 5 years ago
- Realtime video processing w/ Gaussian + Sobel Filters targeting Artix-7 FPGA☆44Nov 8, 2021Updated 4 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆76Oct 2, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆11Aug 29, 2026Updated last month
- VHDL/FPGA/OV7670☆33Feb 24, 2016Updated 10 years ago
- VHDL for basic floating-point operations.☆31Oct 2, 2018Updated 8 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆38Feb 23, 2025Updated last year
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆81Jun 22, 2020Updated 6 years ago
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆15Jul 5, 2020Updated 6 years ago