westonb / OV7670-VerilogLinks
Verilog modules required to get the OV7670 camera working
☆73Updated 6 years ago
Alternatives and similar repositories for OV7670-Verilog
Users that are interested in OV7670-Verilog are comparing it to the libraries listed below
Sorting:
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆64Updated 3 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆70Updated 3 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- Verilog digital signal processing components☆143Updated 2 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Verilog wishbone components☆115Updated last year
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated last year
- Fully parametrizable combinatorial parallel LFSR/CRC module☆149Updated 3 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆48Updated last year
- ☆56Updated 2 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆72Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- Verilog SPI master and slave☆54Updated 9 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- An i2c master controller implemented in Verilog☆31Updated 7 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆24Updated 2 years ago
- Fixed Point Math Library for Verilog☆132Updated 10 years ago
- ☆94Updated last year
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆67Updated 2 years ago
- Simple 8-bit UART realization on Verilog HDL.☆106Updated last year
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 6 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- I2C Master Verilog module☆34Updated 3 weeks ago