Verilog modules required to get the OV7670 camera working
☆88Jul 26, 2018Updated 8 years ago
Alternatives and similar repositories for OV7670-Verilog
Users that are interested in OV7670-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆84Nov 15, 2021Updated 4 years ago
- This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog☆30Nov 20, 2018Updated 7 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆33Mar 18, 2023Updated 3 years ago
- OV7670 (Verilog HDL)Drive for FPGA☆19Mar 4, 2019Updated 7 years ago
- Integration of two camera 📷 modules to Basys 3 FPGA☆48Feb 8, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Collection of hardware description languages writings and code snippets☆31Jan 29, 2015Updated 11 years ago
- Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module☆21Feb 8, 2018Updated 8 years ago
- This is a basic project that takes video stream from OV7670 camera and displays via VGA on Artix7 FPGA.☆15Oct 25, 2018Updated 8 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆25Nov 17, 2021Updated 4 years ago
- Gesture Recognition Based on ALTERA DE2-115 FPGA☆12Mar 18, 2014Updated 12 years ago
- Computer Architecture course's project Fall 2018, Innopolis University.☆10Dec 6, 2018Updated 7 years ago
- 机器人使用了Xilinx的SPARTAN-6系列芯片以及ISE设计工具对机器人控制电路进行了设计和仿真，验证了电路的正确性和可靠性。同时机器人使用了温湿度传感器、人体感应传感器、超声波传感器、震动传感器、有毒气体传感器等，可以对灾区的环境和受困人员进行多方面的检测和响应。还…☆12Nov 15, 2023Updated 2 years ago
- USB-to-PS2 mouse controller for FPGAs written in Verilog. Performs clock division, signal sampling, processing, error checking, and valid…☆17Feb 26, 2022Updated 4 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆203Jul 28, 2021Updated 5 years ago
- Design a CPU in VHDL☆14Apr 21, 2022Updated 4 years ago
- Tutorial☆16Jun 13, 2020Updated 6 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- Verilog Generator of Neural Net Digit Detector for FPGA☆314Sep 7, 2022Updated 4 years ago
- A transcription to KiCAD of Ray Wilson's synthesizer modules☆13Mar 13, 2018Updated 8 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆11Nov 16, 2024Updated last year
- ☆69Jun 25, 2024Updated 2 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆81Jun 22, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Dec 13, 2019Updated 6 years ago
- ☆17Jul 12, 2020Updated 6 years ago
- Hardware interface for USB controller on DE2 FPGA Platform☆27Dec 24, 2021Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- ☆11Nov 17, 2025Updated 11 months ago
- 基于FPGA的循迹小车☆12Nov 20, 2021Updated 4 years ago
- Verilog SDRAM memory controller☆388May 13, 2017Updated 9 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆32Aug 16, 2021Updated 5 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆76Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Topaz Computer☆15Jul 15, 2026Updated 3 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆642Oct 10, 2021Updated 5 years ago
- This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for ef…☆16Jun 25, 2025Updated last year
- A 5$ Xilinx ZYNQ development board.☆29Jan 25, 2023Updated 3 years ago
- Realtime video processing w/ Gaussian + Sobel Filters targeting Artix-7 FPGA☆44Nov 8, 2021Updated 4 years ago
- Pipe Mania - Game for FPGA written in VHDL☆12Dec 16, 2018Updated 7 years ago
- Realtime depth map 🏞️ generation using SSD algorithm on low end Basys 3 FPGA. Support 320x240 and 160x120 resolutions.☆23Feb 8, 2023Updated 3 years ago