wjc852456 / Neural-Networks-on-SiliconLinks
This is a collection of works on neural networks and neural accelerators.
☆40Updated 6 years ago
Alternatives and similar repositories for Neural-Networks-on-Silicon
Users that are interested in Neural-Networks-on-Silicon are comparing it to the libraries listed below
Sorting:
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 6 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆139Updated 5 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- ☆14Updated 5 years ago
- Jupyter notebook examples on image classification with quantized neural networks☆69Updated 5 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆216Updated 6 years ago
- first-order deep learning accelerator model☆18Updated 7 years ago
- ☆71Updated 5 years ago
- pytorch fixed point training tool/framework☆34Updated 4 years ago
- Reproduction of WAGE in PyTorch.☆44Updated 6 years ago
- ☆119Updated 7 years ago
- Approximate layers - TensorFlow extension☆27Updated 3 months ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- Simulator for BitFusion☆100Updated 4 years ago
- An implementation of a BinaryConnect network for cifar10☆11Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- MAERI public release☆31Updated 3 years ago
- ☆58Updated 5 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆225Updated 4 years ago
- MAESTRO binary release☆23Updated 5 years ago
- Codes for Binary Ensemble Neural Network: More Bits per Network or More Networks per Bit?☆31Updated 5 years ago
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆36Updated 2 weeks ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- Binary Neural Network on IceStick FPGA.☆52Updated 7 years ago
- BlockCIrculantRNN (LSTM and GRU) using TensorFlow☆14Updated 6 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- ☆19Updated 4 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 7 years ago