wjc852456 / Neural-Networks-on-SiliconLinks
This is a collection of works on neural networks and neural accelerators.
☆40Updated 6 years ago
Alternatives and similar repositories for Neural-Networks-on-Silicon
Users that are interested in Neural-Networks-on-Silicon are comparing it to the libraries listed below
Sorting:
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 6 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆139Updated 5 years ago
- ☆14Updated 5 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- Simulator for BitFusion☆100Updated 4 years ago
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated last year
- ☆71Updated 5 years ago
- Reproduction of WAGE in PyTorch.☆44Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- MAERI public release☆31Updated 3 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 5 years ago
- MAESTRO binary release☆23Updated 5 years ago
- pytorch fixed point training tool/framework☆34Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- first-order deep learning accelerator model☆18Updated 7 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- Approximate layers - TensorFlow extension☆27Updated 2 months ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 7 years ago
- ☆44Updated 5 years ago
- ☆33Updated 6 years ago
- Implementing CNN code in CUDA and OpenCL to evaluate its performance on NVIDIA GPUs, AMD GPUs, and an FPGA platform.☆53Updated 8 years ago
- ☆58Updated 5 years ago
- BlockCIrculantRNN (LSTM and GRU) using TensorFlow☆14Updated 6 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆143Updated 3 weeks ago
- Codes for Binary Ensemble Neural Network: More Bits per Network or More Networks per Bit?☆31Updated 5 years ago
- Jupyter notebook examples on image classification with quantized neural networks☆69Updated 5 years ago
- An implementation of a BinaryConnect network for cifar10☆11Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Updated 3 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year