QDucasse / nn_benchmarkLinks
🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas
☆26Updated 2 years ago
Alternatives and similar repositories for nn_benchmark
Users that are interested in nn_benchmark are comparing it to the libraries listed below
Sorting:
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- ☆58Updated 5 years ago
- ☆30Updated 8 months ago
- Jupyter notebook examples on image classification with quantized neural networks☆69Updated 5 years ago
- ☆33Updated 6 years ago
- ☆71Updated 5 years ago
- DAC System Design Contest 2020☆29Updated 5 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆32Updated 2 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 4 years ago
- Approximate layers - TensorFlow extension☆27Updated 3 months ago
- 2020 xilinx summer school☆17Updated 4 years ago
- ☆27Updated 3 months ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆139Updated 5 years ago
- Vitis HLS Library for FINN☆202Updated 3 weeks ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆144Updated last month
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- ☆14Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 4 months ago
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆37Updated 3 months ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆23Updated last year