QDucasse / nn_benchmark
π§ Benchmark facility to train networks on different datasets for PyTorch/Brevitas
β24Updated last year
Related projects: β
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQβ51Updated 2 years ago
- SAMO: Streaming Architecture Mapping Optimisationβ31Updated 11 months ago
- β23Updated last month
- An HLS based winograd systolic CNN acceleratorβ46Updated 3 years ago
- An LSTM template and a few examples using Vivado HLSβ39Updated 4 months ago
- β67Updated 4 years ago
- Approximate layers - TensorFlow extensionβ25Updated 4 months ago
- β53Updated 4 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contestβ109Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contestβ34Updated 4 years ago
- 2020 xilinx summer schoolβ16Updated 4 years ago
- β32Updated 5 years ago
- Open Source Compiler Framework using ONNX as Frontend and IRβ29Updated 2 years ago
- DAC System Design Contest 2020β29Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.β28Updated last month
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activationsβ87Updated 2 years ago
- Vitis HLS Library for FINNβ173Updated 3 months ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functiβ¦β37Updated 7 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimationsβ124Updated 2 weeks ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githuβ¦β15Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networksβ42Updated 2 years ago
- β11Updated 5 months ago
- Jupyter notebook examples on image classification with quantized neural networksβ67Updated 4 years ago
- β17Updated last year
- β16Updated last year
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2β35Updated 3 years ago
- β65Updated last year
- Fast Emulation of Approximate DNN Accelerators in PyTorchβ14Updated 6 months ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS toolsβ47Updated 6 years ago
- Verilog implementation of Softmax functionβ45Updated 2 years ago