QDucasse / nn_benchmarkLinks
🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas
☆26Updated 2 years ago
Alternatives and similar repositories for nn_benchmark
Users that are interested in nn_benchmark are comparing it to the libraries listed below
Sorting:
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- ☆58Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- ☆34Updated 6 years ago
- ☆71Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- ☆83Updated last year
- ☆28Updated 5 months ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- NeuraLUT-Assemble☆40Updated last week
- Jupyter notebook examples on image classification with quantized neural networks☆69Updated 5 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆53Updated last year
- ☆23Updated 2 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆141Updated 5 years ago
- DAC System Design Contest 2020☆29Updated 5 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆17Updated 3 years ago
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆26Updated 2 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆20Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- ☆20Updated 3 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆33Updated 3 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 6 months ago
- ☆14Updated 5 years ago
- Eyeriss chip simulator☆36Updated 5 years ago