QDucasse / nn_benchmark
π§ Benchmark facility to train networks on different datasets for PyTorch/Brevitas
β25Updated 2 years ago
Alternatives and similar repositories for nn_benchmark:
Users that are interested in nn_benchmark are comparing it to the libraries listed below
- β57Updated 4 years ago
- β28Updated 4 months ago
- SAMO: Streaming Architecture Mapping Optimisationβ32Updated last year
- An HLS based winograd systolic CNN acceleratorβ50Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQβ57Updated 3 years ago
- β70Updated 5 years ago
- An LSTM template and a few examples using Vivado HLSβ44Updated 10 months ago
- 2020 xilinx summer schoolβ17Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activationsβ91Updated 3 years ago
- Low-Precision YOLO on PYNQ with FINNβ31Updated last year
- Systolic-array based Deep Learning Accelerator generatorβ25Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contestβ36Updated 4 years ago
- HLS implemented systolic array structureβ41Updated 7 years ago
- β87Updated 9 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networksβ42Updated 3 weeks ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.β23Updated last year
- β81Updated last year
- β33Updated 6 years ago
- Codes to implement MobileNet V2 in a FPGAβ25Updated 4 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contestβ111Updated 4 years ago
- β71Updated 2 years ago
- Jupyter notebook examples on image classification with quantized neural networksβ70Updated 4 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGAβ22Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS toolsβ50Updated 6 years ago
- β27Updated 5 years ago
- Low Precision(quantized) Yolov5β34Updated this week
- The second place winner for DAC-SDC 2020β97Updated 2 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githuβ¦β15Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Acceleratorβ¦β24Updated 4 years ago
- Approximate layers - TensorFlow extensionβ27Updated 11 months ago