platformio / platform-lattice_ice40
Lattice iCE40: development platform for PlatformIO
☆39Updated last year
Alternatives and similar repositories for platform-lattice_ice40:
Users that are interested in platform-lattice_ice40 are comparing it to the libraries listed below
- verilog core for ws2812 leds☆32Updated 3 years ago
- FPGA development in PlatformIO, using the Icestorm opensource toolchain☆21Updated 8 years ago
- KiCad bus length matching script.☆30Updated 8 months ago
- Simplified environment for litex☆14Updated 4 years ago
- Esden style kicad libraries.☆60Updated last month
- ICE40 8K FPGA / STM32F4 development system☆61Updated 7 years ago
- Collection of PMOD boards for the use with iCEBreaker and any other FPGA board that has PMOD connectors.☆91Updated 10 months ago
- My pergola FPGA projects☆30Updated 3 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18Updated 6 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 5 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆33Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆41Updated 5 years ago
- Icestudio collection for standard Input-Output in different devices☆14Updated 7 months ago
- A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.☆41Updated 2 years ago
- Using the TinyFPGA BX USB code in user designs☆49Updated 6 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated 3 months ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆67Updated last year
- Yet Another Debug Transport☆20Updated 2 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆34Updated 3 months ago
- Block probes for Icestudio => Sigrok integration (with Pulseview GUI)☆33Updated 7 months ago
- UPduino☆26Updated 4 years ago
- PCB for ULX4M FPGA R&D board☆50Updated 3 weeks ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Bootloader for Fomu☆101Updated 2 years ago
- ☆28Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆25Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆75Updated last month
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38Updated 2 years ago