ZiCog / xoro
A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano
☆13Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for xoro
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 5 years ago
- There are many RISC V projects on iCE40. This one is mine.☆14Updated 4 years ago
- ☆25Updated 5 years ago
- Python script for controlling the debug-jtag port of riscv cores☆14Updated 3 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆36Updated 3 years ago
- IceCore Ice40 HX based modular core☆44Updated 3 years ago
- simple wishbone client to read buttons and write leds☆17Updated 11 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆23Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆34Updated last year
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆18Updated 8 months ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- 16 bit RISC-V proof of concept☆18Updated 2 months ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 4 years ago
- Open Processor Architecture☆26Updated 8 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- Yosys Plugins☆20Updated 5 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- PMOD boards for ULX3S☆40Updated last year
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆25Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆59Updated 5 years ago
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago
- Cross compile FPGA tools☆22Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆34Updated 2 weeks ago
- verilog core for ws2812 leds☆31Updated 3 years ago