《FPGA应用开发和仿真》（机械工业出版社2018年第1版 ISBN:9787111582786）的源码。Source Code of the book FPGA Application Development and Simulation(CHS).
☆135Mar 3, 2026Updated last month
Alternatives and similar repositories for FPGA-Application-Development-and-Simulation
Users that are interested in FPGA-Application-Development-and-Simulation are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 10 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- 基于Verilog实现的全数字锁相环☆42Dec 6, 2021Updated 4 years ago
- ☆13Aug 25, 2022Updated 3 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆28Apr 13, 2022Updated 4 years ago
- 在Cyclone IV（EP4CE6F17C8）上实现的DDS信号发生器☆18Dec 12, 2016Updated 9 years ago
- "PLI-TDC: Super Fine Delay-Time Based Physical-Layer Identification with Time-to-Digital Converter for In-Vehicle Networks" ACM ASIACCS 2…☆14Feb 11, 2026Updated 2 months ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- 2021 Xilinx China Winter Camp☆11Mar 12, 2021Updated 5 years ago
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号☆10Jul 10, 2019Updated 6 years ago
- 基于gd32f4xx移植freertos系统 1、支持freertos调度 2、支持fatfs+spi+dma+nor flash(gd25q40) 3、支持fatfs+sdio+dma+sd flash(内存卡32G) 4、支持uart printf 5、片上SRAM运行…☆12Nov 19, 2023Updated 2 years ago
- ViduSDK (OkuloSDK has been renamed to ViduSDK since v1.3)☆28Dec 16, 2024Updated last year
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 16QAM modulation and demodulation by Verilog☆22Jan 4, 2021Updated 5 years ago
- All digital PLL☆27Dec 19, 2017Updated 8 years ago
- Basic Common Modules☆47Mar 18, 2026Updated 3 weeks ago
- A variable FPGA-based QAM transmitter with scalable mixed time and frequency domain signal processing.☆22Jan 27, 2021Updated 5 years ago
- I2C Master and Slave☆38Jul 15, 2015Updated 10 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆77Dec 7, 2020Updated 5 years ago
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆61Jan 10, 2024Updated 2 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- LMS sound filtering by Verilog☆43Apr 5, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆13Mar 22, 2024Updated 2 years ago
- Implementation of tappped delay line TDC on FPGA☆15Dec 28, 2022Updated 3 years ago
- MATLAB Vision HDL☆16Jan 17, 2020Updated 6 years ago
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- USB2.0 Verilog☆20Apr 21, 2019Updated 6 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- RTL Verilog library for various DSP modules☆95Feb 17, 2022Updated 4 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago
- Must-have verilog systemverilog modules☆1,948Mar 12, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Project which creates an analogic sine signal from an architecture that involves FPGA. It were used a DDS core to generate the sine and S…☆15Mar 26, 2014Updated 12 years ago
- DSP University Project - Matlab, Simulations, and Verilog Files☆14Jan 14, 2020Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 5 years ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆102Sep 20, 2020Updated 5 years ago
- Time to Digital Converter on an FPGA☆17Oct 8, 2020Updated 5 years ago
- A collection of phase locked loop (PLL) related projects☆117Jan 18, 2024Updated 2 years ago