《FPGA应用开发和仿真》（机械工业出版社2018年第1版 ISBN:9787111582786）的源码。Source Code of the book FPGA Application Development and Simulation(CHS).
☆134Feb 3, 2026Updated last month
Alternatives and similar repositories for FPGA-Application-Development-and-Simulation
Users that are interested in FPGA-Application-Development-and-Simulation are comparing it to the libraries listed below
Sorting:
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆11Mar 22, 2024Updated last year
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- 2021 Xilinx China Winter Camp☆11Mar 12, 2021Updated 4 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 7 years ago
- 基于Verilog实现的全数字锁相环☆42Dec 6, 2021Updated 4 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆75Dec 7, 2020Updated 5 years ago
- USB2.0 Verilog☆20Apr 21, 2019Updated 6 years ago
- SPI通信实现FLASH读写☆16Mar 18, 2020Updated 5 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 10 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 5 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆33Aug 7, 2021Updated 4 years ago
- ☆13Aug 25, 2022Updated 3 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Aug 31, 2020Updated 5 years ago
- ☆19Oct 11, 2023Updated 2 years ago
- MATLAB Vision HDL☆16Jan 17, 2020Updated 6 years ago
- AXI4 and AXI4-Lite interface definitions☆101Sep 20, 2020Updated 5 years ago
- 基于gd32f4xx移植freertos系统 1、支持freertos调度 2、支持fatfs+spi+dma+nor flash(gd25q40) 3、支持fatfs+sdio+dma+sd flash(内存卡32G) 4、支持uart printf 5、片上SRAM运行…☆13Nov 19, 2023Updated 2 years ago
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号☆10Jul 10, 2019Updated 6 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- IP operations in verilog (simulation and implementation on ice40)☆64Oct 24, 2019Updated 6 years ago
- RTL Verilog library for various DSP modules☆95Feb 17, 2022Updated 4 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- "PLI-TDC: Super Fine Delay-Time Based Physical-Layer Identification with Time-to-Digital Converter for In-Vehicle Networks" ACM ASIACCS 2…☆13Feb 11, 2026Updated 3 weeks ago
- Basic Common Modules☆46Dec 13, 2025Updated 2 months ago
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆42Mar 7, 2021Updated 5 years ago
- LMS sound filtering by Verilog☆43Apr 5, 2020Updated 5 years ago
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆61Jan 10, 2024Updated 2 years ago
- Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)☆31Aug 14, 2020Updated 5 years ago
- Must-have verilog systemverilog modules☆1,934Feb 19, 2026Updated 2 weeks ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- This repository is used to store RTL code for combining a single video source from multiple video sources.☆18Oct 28, 2024Updated last year
- SPI Master Core clone from OpenCores☆12Oct 4, 2013Updated 12 years ago
- DSP University Project - Matlab, Simulations, and Verilog Files☆13Jan 14, 2020Updated 6 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago