Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA
☆35Aug 31, 2020Updated 6 years ago
Alternatives and similar repositories for fpga-pid
Users that are interested in fpga-pid are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PID controller with FPGA hardware☆21Oct 5, 2019Updated 7 years ago
- PID controller☆25Jul 17, 2014Updated 12 years ago
- 基于FPGA的PWM电机控制☆24Jun 17, 2020Updated 6 years ago
- This project was part of the VLSI Lab. It implements PID control using an FPGA.☆44Apr 19, 2019Updated 7 years ago
- 用fpga实现直流电机或永磁同步伺服电机的电流环控制☆28Mar 12, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆41Jan 21, 2021Updated 5 years ago
- ☆16Dec 4, 2021Updated 4 years ago
- Repository for the development of an FPGA based DSP Lock-In Amplifier☆80May 11, 2023Updated 3 years ago
- This repo features a Verilog-based PID controller optimized for real-time ASIC and FPGA applications. It includes a testbench for linear …☆34Oct 26, 2023Updated 3 years ago
- Time to Digital Converter on an FPGA☆11Oct 19, 2019Updated 7 years ago
- NIST digital servo: an FPGA based fast digital feedback controller☆85Jun 5, 2017Updated 9 years ago
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 11 years ago
- A lock in amplifier running on the RedPitaya's FPGA☆18Jan 29, 2019Updated 7 years ago
- A simple PDM microphone interface on FPGA☆15Jan 16, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- HDMI + GPU-pipeline + FFT☆15Mar 4, 2016Updated 10 years ago
- Logic Input Triggered High-resolution Pulser☆13Mar 24, 2020Updated 6 years ago
- 基于FPGA设计的一个PID控制系统，完成对物体检测和运动控制；直流电机和步进电机驱动模块是可选的。☆13May 20, 2017Updated 9 years ago
- ☆20Oct 11, 2023Updated 3 years ago
- A collection of SPI related cores☆23Nov 12, 2024Updated last year
- High-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆10Jul 12, 2020Updated 6 years ago
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆21Nov 16, 2021Updated 4 years ago
- DC-SCM LTPI Reference Implementation☆27Jan 13, 2026Updated 9 months ago
- Explanation of FPGA code for 8 PDM microphones in Matrix Creator☆15Nov 9, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Semi-Supervised Unpaired Multi-Modal Learning for Label-Efficient Medical Image Segmentation☆10Jun 29, 2021Updated 5 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 5 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆16Nov 4, 2020Updated 6 years ago
- FPGA based 30ps RMS TDCs☆99Mar 18, 2018Updated 8 years ago
- 使用国产FPGA厂商安路公司的开发板做的一款基于FPGA的智能导盲杖系统。利用百度LBS开放平台做到自主导航，与Arduino互联实现PID算法，摄像头识别红绿灯，超声波自主避障，语音识别，一键拨打紧急联系人等等☆34Nov 28, 2019Updated 6 years ago
- Exploring Zynq ® MPSoC Chinese☆10Jul 30, 2019Updated 7 years ago
- This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board…☆16Aug 24, 2023Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆45Aug 10, 2022Updated 4 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- LPC (Low Pin Count) interface peripheral module in pure Verilog☆16Jan 15, 2024Updated 2 years ago
- Original FPGA platform☆77Updated this week
- servo motor control with FPGA☆10Nov 14, 2015Updated 10 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆25Jul 15, 2017Updated 9 years ago
- Blockchain Offload Engine☆17May 5, 2018Updated 8 years ago
- Day 105: Tiny RISC-V - 从零开始用 Verilog 实现一个教育级 RISC-V 处理器☆15May 17, 2026Updated 5 months ago
- This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.☆26May 12, 2020Updated 6 years ago