Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA
☆33Aug 31, 2020Updated 5 years ago
Alternatives and similar repositories for fpga-pid
Users that are interested in fpga-pid are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PID controller with FPGA hardware☆21Oct 5, 2019Updated 6 years ago
- PID controller on an FPGA with custom RS232 addressing protocol.☆25Sep 7, 2021Updated 4 years ago
- This project was part of the VLSI Lab. It implements PID control using an FPGA.☆44Apr 19, 2019Updated 7 years ago
- PID controller☆25Jul 17, 2014Updated 12 years ago
- 基于FPGA的PWM电机控制☆24Jun 17, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- This repo features a Verilog-based PID controller optimized for real-time ASIC and FPGA applications. It includes a testbench for linear …☆33Oct 26, 2023Updated 2 years ago
- ☆16Dec 4, 2021Updated 4 years ago
- A simple PDM microphone interface on FPGA☆15Jan 16, 2022Updated 4 years ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- A lock in amplifier running on the RedPitaya's FPGA☆18Jan 29, 2019Updated 7 years ago
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 10 years ago
- A collection of SPI related cores☆22Nov 12, 2024Updated last year
- Semi-Supervised Unpaired Multi-Modal Learning for Label-Efficient Medical Image Segmentation☆10Jun 29, 2021Updated 5 years ago
- 使用国产FPGA厂商安路公司的开发板做的一款基于FPGA的智能导盲杖系统。利用百度LBS开放平台做到自主导航，与Arduino互联实现PID算法，摄像头识别红绿灯，超声波自主避障，语音识别，一键拨打紧急联系人等等☆33Nov 28, 2019Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- NIST digital servo: an FPGA based fast digital feedback controller☆80Jun 5, 2017Updated 9 years ago
- FIR filter implementation☆29Mar 19, 2020Updated 6 years ago
- Design real-time image processing, object recognition and PID control for Autonomous Drone.☆37Nov 26, 2017Updated 8 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated 5 months ago
- ☆14Jun 30, 2019Updated 7 years ago
- LPC (Low Pin Count) interface peripheral module in pure Verilog☆17Jan 15, 2024Updated 2 years ago
- servo motor control with FPGA☆10Nov 14, 2015Updated 10 years ago
- NeTV2 SoC based on LiteX☆17Jul 17, 2018Updated 8 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆84Dec 7, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆20Oct 11, 2023Updated 2 years ago
- SEA-S7_gesture recognition☆17Aug 1, 2020Updated 6 years ago
- 使用FPGA制作机器人，并使用python建立上位机，FPGA机器人通过控制ESP8266通过WiFi进行无线通讯，来达到上位机控制FPGA机器人的目的☆27Jul 31, 2020Updated 6 years ago
- This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.☆26May 12, 2020Updated 6 years ago
- LiteX based FPGA gateware for Thunderscope.☆31Apr 21, 2026Updated 3 months ago
- [TMI'2022] SASSL☆14May 4, 2023Updated 3 years ago
- FPGA based signal generator☆14Dec 25, 2023Updated 2 years ago
- ☆19Sep 3, 2018Updated 7 years ago
- DC-SCM LTPI Reference Implementation☆24Jan 13, 2026Updated 7 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Dec 14, 2020Updated 5 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆30Mar 24, 2021Updated 5 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆69Oct 20, 2022Updated 3 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆20Nov 16, 2021Updated 4 years ago
- ☆14Dec 31, 2023Updated 2 years ago
- TDC1000 and TDC7200 communication driver☆10Feb 22, 2023Updated 3 years ago