hkhajanchi / fpga-pid
Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA
☆29Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for fpga-pid
- JESD204b modules in VHDL☆29Updated 5 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆54Updated 2 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆26Updated 3 years ago
- MIPI CSI-2 RX☆29Updated 3 years ago
- PID controller with FPGA hardware☆18Updated 5 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆38Updated 4 months ago
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆58Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆45Updated 2 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆19Updated 8 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆67Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆40Updated 3 years ago
- Interface Protocol in Verilog☆47Updated 5 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆41Updated 2 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆18Updated 9 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆51Updated 3 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆44Updated 2 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆47Updated 4 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆17Updated 11 months ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆17Updated 6 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆21Updated last year
- Single Port RAM, Dual Port RAM, FIFO☆20Updated 2 years ago
- Verilog SPI master and slave☆46Updated 8 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆15Updated last year
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆58Updated 2 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆57Updated 9 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago