hkhajanchi / fpga-pidLinks
Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA
☆32Updated 4 years ago
Alternatives and similar repositories for fpga-pid
Users that are interested in fpga-pid are comparing it to the libraries listed below
Sorting:
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- PID controller with FPGA hardware☆19Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆50Updated 2 years ago
- PID controller on an FPGA with custom RS232 addressing protocol.☆24Updated 3 years ago
- configurable cordic core in verilog☆51Updated 10 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆55Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆24Updated 2 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆19Updated 10 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆66Updated 3 years ago
- 基于FPGA的FFT☆18Updated 6 years ago
- ☆19Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- Verilog SPI master and slave☆54Updated 9 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆26Updated 9 months ago
- UART -> AXI Bridge☆61Updated 3 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Updated 9 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆57Updated 11 months ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆62Updated 3 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆71Updated 3 years ago
- Generic FIFO implementation with optional FWFT☆58Updated 5 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆17Updated 5 years ago
- I2C controller core☆46Updated 2 years ago
- ☆67Updated 2 years ago