hkhajanchi / fpga-pidLinks
Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA
☆32Updated 4 years ago
Alternatives and similar repositories for fpga-pid
Users that are interested in fpga-pid are comparing it to the libraries listed below
Sorting:
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆54Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- PID controller on an FPGA with custom RS232 addressing protocol.☆23Updated 3 years ago
- configurable cordic core in verilog☆51Updated 10 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆70Updated 2 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- Single Port RAM, Dual Port RAM, FIFO☆24Updated 3 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Updated 9 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- ☆64Updated 2 years ago
- Verilog SPI master and slave☆54Updated 9 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆55Updated 11 months ago
- ☆18Updated last year
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆17Updated 2 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆66Updated 3 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆61Updated 3 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- Video Stream Scaler☆40Updated 10 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆17Updated 5 years ago