benbr8 / tdc-fpga
A Time to Digital Converter designed for Xilinx 7-Series FPGAs
☆26Updated 4 years ago
Alternatives and similar repositories for tdc-fpga
Users that are interested in tdc-fpga are comparing it to the libraries listed below
Sorting:
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆60Updated 10 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆60Updated 3 years ago
- Project: Precise Measure of time delays in FPGA☆29Updated 7 years ago
- Time to Digital Converter on an FPGA☆14Updated 4 years ago
- PID controller☆20Updated 10 years ago
- Verilog implementation of a tapped delay line TDC☆39Updated 6 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆21Updated 7 years ago
- FPGA based 30ps RMS TDCs☆84Updated 7 years ago
- ☆10Updated 2 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆45Updated 3 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 4 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- ☆48Updated 4 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆64Updated 3 years ago
- An FPGA implementation of a digital storage oscilloscope.☆26Updated 8 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆46Updated 3 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆56Updated 3 months ago
- FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic …☆14Updated 4 years ago
- A digital Oscilloscope designed using Zedboard (Zynq7000Soc). The input signal is sample and processed using Zedboard and the sample dat…☆19Updated 4 years ago
- 4-Layer XC7Z010 DDR3 Layout☆16Updated 3 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆43Updated 3 years ago
- DPLL for phase-locking to 1PPS signal☆32Updated 8 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆68Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆70Updated 2 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- STM32F407 + Spartan6 combo with high speed USB TMC interface☆28Updated 5 years ago