benbr8 / tdc-fpga
A Time to Digital Converter designed for Xilinx 7-Series FPGAs
☆23Updated 4 years ago
Alternatives and similar repositories for tdc-fpga:
Users that are interested in tdc-fpga are comparing it to the libraries listed below
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆30Updated 4 years ago
- Delta Sigma DAC FPGA☆35Updated last year
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆55Updated 3 years ago
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- Project: Precise Measure of time delays in FPGA☆28Updated 7 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆59Updated 9 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Updated 4 years ago
- Time to Digital Converter on an FPGA☆14Updated 4 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆67Updated 4 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- Adapter board exposing SATA M.2 SSD on FMC board-to-board connector☆11Updated last year
- OscillatorIMP ecosystem FPGA IP sources☆26Updated last week
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆59Updated 2 years ago
- ☆18Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- PulseRain FP51 MCU, with peripherals☆13Updated 6 years ago
- FT2232HL JTAG & UART Downloader☆14Updated 3 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- Extensible FPGA control platform☆56Updated last year
- 4-Layer XC7Z010 DDR3 Layout☆15Updated 3 years ago
- My self-designed ZYNQ-7010 4-layer developement board.☆29Updated 3 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆50Updated 4 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆42Updated 3 years ago
- Verilog Repository for GIT☆31Updated 3 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- USB 1.1 Host and Function IP core☆20Updated 10 years ago
- Wishbone controlled I2C controllers☆45Updated 2 months ago
- Small footprint and configurable JESD204B core☆40Updated 3 weeks ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆19Updated 5 years ago