benbr8 / tdc-fpgaLinks
A Time to Digital Converter designed for Xilinx 7-Series FPGAs
☆30Updated 4 years ago
Alternatives and similar repositories for tdc-fpga
Users that are interested in tdc-fpga are comparing it to the libraries listed below
Sorting:
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆65Updated 10 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆76Updated 3 years ago
- FPGA based 30ps RMS TDCs☆86Updated 7 years ago
- Audio controller (I2S, SPDIF, DAC)☆90Updated 6 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆67Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- Project: Precise Measure of time delays in FPGA☆30Updated 8 years ago
- Delta Sigma DAC FPGA☆44Updated 8 months ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- Zynq-Feather brings the power of a Xilinx Zynq SoC (ARM + FPGA) into the compact Adafruit Feather form factor — enabling modular, high-pe…☆48Updated 4 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆93Updated 4 years ago
- FPGA Logic Analyzer and GUI☆141Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
- USB serial device (CDC-ACM)☆41Updated 5 years ago
- Tang Mega 138K Pro examples☆88Updated 2 months ago
- Xilinx virtual cable server for generic FTDI 4232H.☆59Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Digilent JTAG clone hardware + eeprom firmware (.bin)☆68Updated 3 years ago
- Time to Digital Converter on an FPGA☆14Updated 5 years ago
- ☆39Updated 3 years ago
- Simple mono FM Radio.☆49Updated 9 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Vivado and PetaLinux projects for Zynq EBAZ4205 Board☆86Updated 3 years ago
- FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz☆18Updated 3 years ago
- DPLL for phase-locking to 1PPS signal☆32Updated 9 years ago
- ☆52Updated 3 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆121Updated 4 years ago
- This is xc7z020clg400 FPGA hardware core board design☆61Updated last year
- An ultra-low noise amplifier to measure low-noise LDO/OPA's wide band output noise, and many other interesting measurements. Referred to …☆21Updated 2 years ago