gowinsemi / USB2I2SLinks
☆23Updated 3 years ago
Alternatives and similar repositories for USB2I2S
Users that are interested in USB2I2S are comparing it to the libraries listed below
Sorting:
- Delta Sigma DAC FPGA☆41Updated 4 months ago
- Audio controller (I2S, SPDIF, DAC)☆85Updated 5 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆71Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆28Updated 5 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆114Updated 4 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- I2S transciever implemented in Verilog HDL☆30Updated 7 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆67Updated 3 years ago
- USB serial device (CDC-ACM)☆39Updated 4 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆58Updated 4 years ago
- This is xc7z020clg400 FPGA hardware core board design☆52Updated last year
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆21Updated 3 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- This repository contains a template AMP project for the Zedboard using VGA, FreeRTOS, LVGL and USB peripherals☆26Updated last year
- Wishbone controlled I2C controllers☆50Updated 7 months ago
- VHDL Modules☆24Updated 10 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆88Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- i2s core, with support for both transmit and receive☆30Updated 7 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- Single Port RAM, Dual Port RAM, FIFO☆24Updated 3 years ago
- OpenFPGA ICE40UP5K☆33Updated 4 years ago
- Digilent JTAG clone hardware + eeprom firmware (.bin)☆63Updated 2 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- DPLL for phase-locking to 1PPS signal☆32Updated 8 years ago