julianofjm / fpga_dac
Project which creates an analogic sine signal from an architecture that involves FPGA. It were used a DDS core to generate the sine and SPI communication to control DAC conversor (AD5791 Analog Devices). To choose the sine frequency and the update frequency of a new data we developed a cpp application. The "documentation" folder has more details…
☆14Updated 11 years ago
Alternatives and similar repositories for fpga_dac
Users that are interested in fpga_dac are comparing it to the libraries listed below
Sorting:
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆55Updated 3 months ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆17Updated 2 years ago
- Adapter board exposing SATA M.2 SSD on FMC board-to-board connector☆11Updated last year
- JESD204b modules in VHDL☆30Updated 6 years ago
- an sata controller using smallest resource.☆15Updated 11 years ago
- ☆19Updated 9 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Updated 9 years ago
- Open Hardware carrier board supporting modules with Zynq 7000 All Programmable SoC devices.☆58Updated last year
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- PID controller with FPGA hardware☆18Updated 5 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆38Updated 2 years ago
- SEA-S7_gesture recognition☆15Updated 4 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 4 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Updated 5 years ago
- ☆18Updated last year
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆20Updated 9 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆70Updated 2 years ago
- VHDL Modules☆24Updated 10 years ago
- Open source zynq platform☆18Updated 6 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆60Updated 10 years ago
- ☆48Updated 4 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated last month
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…☆26Updated 9 years ago
- ☆15Updated 4 years ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- An CAN bus Controller implemented in Verilog☆45Updated 9 years ago
- AD7606 driver verilog☆40Updated 5 years ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆54Updated 8 years ago