julianofjm / fpga_dacLinks
Project which creates an analogic sine signal from an architecture that involves FPGA. It were used a DDS core to generate the sine and SPI communication to control DAC conversor (AD5791 Analog Devices). To choose the sine frequency and the update frequency of a new data we developed a cpp application. The "documentation" folder has more details…
☆15Updated 11 years ago
Alternatives and similar repositories for fpga_dac
Users that are interested in fpga_dac are comparing it to the libraries listed below
Sorting:
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆17Updated 2 years ago
- Adapter board exposing SATA M.2 SSD on FMC board-to-board connector☆12Updated last year
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆11Updated 7 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 4 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆58Updated 4 months ago
- SEA-S7_gesture recognition☆16Updated 4 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- ☆19Updated 10 years ago
- Mirror of NeTV FPGA Verilog Code☆14Updated 13 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Updated 5 years ago
- PID controller with FPGA hardware☆19Updated 5 years ago
- AD7606 driver verilog☆42Updated 6 years ago
- ☆14Updated 7 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Updated 9 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Updated last week
- Open source zynq platform☆18Updated 7 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆60Updated 10 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆39Updated 2 years ago
- Audio controller (I2S, SPDIF, DAC)☆85Updated 5 years ago
- Single Port RAM, Dual Port RAM, FIFO☆24Updated 3 years ago
- Open Hardware Zynq System on Module☆29Updated 9 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆16Updated 7 years ago
- Vivado project for the SP701 Imaging application project☆13Updated 5 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆16Updated 7 years ago
- ☆19Updated 4 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆21Updated 7 years ago
- FPGA纯逻辑实现modbus通信☆20Updated 2 years ago