shinde-shantanu / FPGA_TDC
Time to Digital Converter on an FPGA
☆14Updated 4 years ago
Alternatives and similar repositories for FPGA_TDC:
Users that are interested in FPGA_TDC are comparing it to the libraries listed below
- ☆10Updated 2 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆21Updated 7 years ago
- Implementation of tappped delay line TDC on FPGA☆13Updated 2 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆59Updated 3 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆60Updated 10 years ago
- Verilog implementation of a tapped delay line TDC☆39Updated 6 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- Project: Precise Measure of time delays in FPGA☆29Updated 7 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆31Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆26Updated 4 years ago
- FPGA based 30ps RMS TDCs☆84Updated 7 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆35Updated 3 years ago
- Fixed Point Kalman filter for fpga☆18Updated 4 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆51Updated 3 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆70Updated 2 years ago
- JESD204b modules in VHDL☆29Updated 6 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆15Updated 5 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆46Updated 3 years ago
- 基于FPGA的FFT☆13Updated 6 years ago
- 软件无线电,使用FPGA进行正交解调。☆20Updated 6 years ago
- ☆18Updated last year
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆53Updated 4 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆14Updated 2 years ago
- Verilog SPI master and slave☆53Updated 9 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆52Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆55Updated 2 years ago
- ☆30Updated 5 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago