shinde-shantanu / FPGA_TDCLinks
Time to Digital Converter on an FPGA
☆14Updated 5 years ago
Alternatives and similar repositories for FPGA_TDC
Users that are interested in FPGA_TDC are comparing it to the libraries listed below
Sorting:
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆21Updated 8 years ago
- ☆12Updated 3 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆67Updated 4 years ago
- Verilog implementation of a tapped delay line TDC☆44Updated 7 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆65Updated 10 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆59Updated 3 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- FPGA based 30ps RMS TDCs☆88Updated 7 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago
- Implementation of tappped delay line TDC on FPGA☆13Updated 2 years ago
- 软件无线电,使用FPGA进行正交解调。☆22Updated 6 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆17Updated 5 years ago
- 使用DDS芯片AD9914产生线性扫频信号☆11Updated 4 years ago
- Project: Precise Measure of time delays in FPGA☆30Updated 8 years ago
- FPGA Technology Exchange Group相关文件管理☆53Updated 2 weeks ago
- SEA-S7_gesture recognition☆17Updated 5 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆12Updated 8 years ago
- FPGA纯逻辑实现modbus通信☆22Updated 3 years ago
- ☆31Updated 5 years ago
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆33Updated 4 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆19Updated 2 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 5 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆54Updated 4 years ago
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆12Updated 3 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- 【例程】国产高云FPGA 开发板及其工程☆39Updated last year
- SPI-Flash XIP Interface (Verilog)☆46Updated 4 years ago
- 基于FPGA的FFT☆19Updated 6 years ago
- kintex7 ov13850 fpga mipi camera☆20Updated last year