shinde-shantanu / FPGA_TDCLinks
Time to Digital Converter on an FPGA
☆15Updated 5 years ago
Alternatives and similar repositories for FPGA_TDC
Users that are interested in FPGA_TDC are comparing it to the libraries listed below
Sorting:
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆23Updated 8 years ago
- ☆12Updated 3 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆69Updated 4 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆66Updated 10 years ago
- Verilog implementation of a tapped delay line TDC☆46Updated 7 years ago
- FPGA based 30ps RMS TDCs☆90Updated 7 years ago
- 使用DDS芯片AD9914产生线性扫频信号☆12Updated 5 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆60Updated 3 years ago
- Implementation of tappped delay line TDC on FPGA☆13Updated 3 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Project: Precise Measure of time delays in FPGA☆30Updated 8 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆54Updated 4 years ago
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆35Updated 4 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago
- ☆19Updated 2 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆18Updated 6 years ago
- A collection of phase locked loop (PLL) related projects☆115Updated last year
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 5 years ago
- 【例程】国产高云FPGA 开发板及其工程☆41Updated last year
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- ZYNQ-IPMC Hardware☆17Updated 3 years ago
- migen + misoc + redpitaya = digital servo☆41Updated 6 years ago
- PID controller☆24Updated 11 years ago
- 基于USB2.0 的数据采集卡☆20Updated 6 years ago
- Repository for FPGA projects☆57Updated 3 weeks ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆18Updated 5 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆73Updated 5 years ago
- Verilog implementation of a ultrasonic radar☆19Updated 7 years ago