Verification IP for I2C protocol
☆51Sep 22, 2021Updated 4 years ago
Alternatives and similar repositories for i2c_vip
Users that are interested in i2c_vip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verification IP for UART protocol☆22Aug 3, 2020Updated 5 years ago
- Verification IP for SPI protocol☆20Jul 23, 2020Updated 5 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- UVM Testbench for synchronus fifo☆19Aug 28, 2020Updated 5 years ago
- Verification IP for APB protocol☆33Sep 9, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆18Apr 5, 2015Updated 10 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆135Nov 29, 2017Updated 8 years ago
- UART design in SV and verification using UVM and SV☆53Nov 30, 2019Updated 6 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆16Jun 20, 2022Updated 3 years ago
- ☆25May 31, 2021Updated 4 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆28Mar 26, 2017Updated 9 years ago
- UVM AHB VIP☆97Sep 13, 2025Updated 6 months ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆160Mar 31, 2020Updated 5 years ago
- Verification IP for APB protocol☆75Dec 18, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This is the repository for the IEEE version of the book☆81Sep 29, 2020Updated 5 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆33Feb 7, 2025Updated last year
- This is the main repository for all the examples for the book Practical UVM☆220Oct 21, 2020Updated 5 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆193Jul 23, 2018Updated 7 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆14Sep 28, 2022Updated 3 years ago
- Novel GUI Based UVM Testbench Template Builder☆151Apr 14, 2021Updated 4 years ago
- ☆11May 8, 2022Updated 3 years ago
- UVM testbench for verifying the Pulpino SoC☆12Mar 23, 2020Updated 6 years ago
- ☆28May 11, 2021Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆12Nov 11, 2015Updated 10 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆53Jul 4, 2020Updated 5 years ago
- AMBA 3 AHB UVM TB☆35Mar 21, 2019Updated 7 years ago
- UVM agents☆86May 26, 2017Updated 8 years ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆613Dec 24, 2021Updated 4 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- ☆18Jun 2, 2025Updated 9 months ago
- Mirror of the Universal Verification Methodology from sourceforge☆37Jan 21, 2015Updated 11 years ago
- IPXACT Register Map Generator☆11May 9, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- Maven Silicon Project☆19Oct 13, 2018Updated 7 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆16Jun 24, 2020Updated 5 years ago
- Connecting SystemC with SystemVerilog☆42Mar 25, 2012Updated 14 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆19Apr 27, 2024Updated last year
- AMBA bus lecture material☆522Jan 21, 2020Updated 6 years ago
- 使用verilog编写sdram控制器☆12Jun 22, 2019Updated 6 years ago