muneebullashariff / i2c_vipLinks
Verification IP for I2C protocol
☆49Updated 4 years ago
Alternatives and similar repositories for i2c_vip
Users that are interested in i2c_vip are comparing it to the libraries listed below
Sorting:
- UVM AHB VIP☆87Updated last month
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆99Updated 2 years ago
- Verification IP for APB protocol☆71Updated 4 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆26Updated 3 years ago
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆32Updated 5 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆128Updated 7 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆46Updated 5 years ago
- UVM examples and projects☆146Updated 3 months ago
- ☆23Updated 4 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆55Updated 5 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆51Updated 5 years ago
- a very simple risc_cpu verification demo with uvm☆26Updated 6 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆155Updated 5 years ago
- An uvm verification env for ahb2apb bridge☆56Updated 4 years ago
- UART design in SV and verification using UVM and SV☆49Updated 5 years ago
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆16Updated 10 months ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆108Updated 9 months ago
- ☆43Updated last year
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆37Updated 5 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆108Updated 7 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆149Updated 7 years ago
- ☆49Updated 4 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆132Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆182Updated 7 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆63Updated 2 years ago
- SystemVerilog VIP for AMBA APB protocol☆79Updated 3 years ago
- This is the repository for the IEEE version of the book☆74Updated 5 years ago
- VIP for AXI Protocol☆155Updated 3 years ago