dac-sdc / fpga_starter_2023
☆8Updated last year
Alternatives and similar repositories for fpga_starter_2023:
Users that are interested in fpga_starter_2023 are comparing it to the libraries listed below
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- ☆33Updated 6 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆20Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆39Updated 6 months ago
- eyeriss-chisel3☆40Updated 2 years ago
- ☆15Updated 10 months ago
- ☆26Updated 5 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 7 months ago
- ☆20Updated 3 years ago
- ☆17Updated 2 years ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆34Updated 3 months ago
- ☆3Updated 3 years ago
- ☆21Updated 2 years ago
- ☆18Updated 2 years ago
- ☆35Updated 3 weeks ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- ☆41Updated 4 months ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- ☆71Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆74Updated 3 years ago
- ☆26Updated 3 weeks ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆13Updated 8 months ago
- Open-source of MSD framework☆16Updated last year