Microshift Compression: An Efficient Image Compression Algorithm for Hardware
☆37Apr 21, 2021Updated 5 years ago
Alternatives and similar repositories for microshift_compression
Users that are interested in microshift_compression are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆18Aug 31, 2020Updated 6 years ago
- SOC system using verilog on FPGA devices.☆10Jan 11, 2016Updated 10 years ago
- Hardware implementation of HDR image producing algorithm☆16Sep 30, 2022Updated 3 years ago
- An FPGA-based Ultra-High Throughput JPEG-LS encoder, which provides lossless image compression. 一个超高性能的FPGA JPEG-LS编码器，用来进行无损图像压缩。☆107Sep 18, 2024Updated last year
- An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码…☆338Sep 18, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- HTB_Write_Ups☆27Feb 25, 2024Updated 2 years ago
- ☆15Jun 22, 2022Updated 4 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆53Apr 23, 2020Updated 6 years ago
- FPGA video scaler running on Intel Arria 10☆12May 28, 2019Updated 7 years ago
- SpaceWire☆14Jul 17, 2014Updated 12 years ago
- High Throughput Image Filters on FPGAs☆13Oct 17, 2017Updated 8 years ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 6 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- open cv software isp study☆18Nov 9, 2020Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- High-performance FPGA-based JPEG codec accelerator☆13Dec 1, 2018Updated 7 years ago
- This is just for Takk_Zynq_Labs test.☆27Jan 14, 2022Updated 4 years ago
- Minimum shift keying top module for PLUTO FPGA☆18Jul 17, 2026Updated last month
- MIPI testing with LiteX on CrossLink-NX☆14Jan 29, 2026Updated 7 months ago
- Bilinear interpolation realizes image scaling based on FPGA☆33Jul 11, 2020Updated 6 years ago
- Simple FPGA-based Wavelet Image Compression☆15Dec 1, 2015Updated 10 years ago
- ☆27Nov 4, 2022Updated 3 years ago
- Implementation of JPEG Compression on an FPGA☆19May 10, 2017Updated 9 years ago
- 七路图像在FPGA中实现拼接，代码会不断添加进来。☆29Aug 17, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This repository contains MATLAB code which can be used to generate simulink model and HDL code for implementation on FPGA. Since HDL code…☆14May 6, 2020Updated 6 years ago
- ZyncMV is an open source machine/computer vision platform using the Xilinx Zync FPGA+ ARM Cortex A9 SoC☆21Feb 12, 2017Updated 9 years ago
- BSc. Project (UoW) - simulation of GSM and EDGE network modulation schemes (GMSK and 8PSK)☆17Jan 7, 2020Updated 6 years ago
- ☆13Jul 20, 2026Updated last month
- Implementation of the PCIe physical layer☆64Jul 11, 2025Updated last year
- opensource crypto IP core☆30Nov 20, 2020Updated 5 years ago
- JPEG2000 compression coder on Xilinx Virtex 5 FPGA☆20Jul 17, 2013Updated 13 years ago
- Streaming video over USB using FT232H and Cyclone IV FPGA.☆15Feb 26, 2023Updated 3 years ago
- 100G Udp Link For axi Stream☆17Jun 27, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Aug 9, 2026Updated 3 weeks ago
- ☆18Jul 23, 2018Updated 8 years ago
- SystemVerilog AXI verification library and video-DMA IP: AXI4/Lite/Stream BFMs, triple-buffer VDMA, and multi-tap temporal VDMA with byte…☆24Jul 5, 2026Updated last month
- An FPGA-based PNG image decoder, which can extract original pixels from PNG files. 基于FPGA的PNG图像解码器，可以从PNG文件中解码出原始像素。☆106Sep 14, 2023Updated 2 years ago
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- FPGA-based SATA-DMA Host Controller☆35Nov 20, 2025Updated 9 months ago
- Open-source version of SpaceWire-to-GigabitEther using ZestET1☆28Feb 15, 2016Updated 10 years ago