zhangmozhe / microshift_compressionLinks
Microshift Compression: An Efficient Image Compression Algorithm for Hardware
☆32Updated 4 years ago
Alternatives and similar repositories for microshift_compression
Users that are interested in microshift_compression are comparing it to the libraries listed below
Sorting:
- UART -> AXI Bridge☆63Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- A 2D convolution hardware implementation written in Verilog☆48Updated 4 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- A 32 point radix-2 FFT module written in Verilog☆24Updated 5 years ago
- IP operations in verilog (simulation and implementation on ice40)☆58Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- use Verilog HDL implemente bicubic interpolation in FPGA☆24Updated 5 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆26Updated 2 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32Updated 6 years ago
- General Purpose AXI Direct Memory Access☆58Updated last year
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆38Updated 4 years ago
- Implementation of the PCIe physical layer☆48Updated last month
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆33Updated 3 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- ☆27Updated 4 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 7 months ago
- DDR3 SDRAM controller☆18Updated 11 years ago
- JPEG Encoder Verilog☆77Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 8 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago