Microshift Compression: An Efficient Image Compression Algorithm for Hardware
☆34Apr 21, 2021Updated 4 years ago
Alternatives and similar repositories for microshift_compression
Users that are interested in microshift_compression are comparing it to the libraries listed below
Sorting:
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆17Aug 31, 2020Updated 5 years ago
- SOC system using verilog on FPGA devices.☆10Jan 11, 2016Updated 10 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆16Dec 9, 2018Updated 7 years ago
- Hardware implementation of HDR image producing algorithm☆16Sep 30, 2022Updated 3 years ago
- An FPGA-based Ultra-High Throughput JPEG-LS encoder, which provides lossless image compression. 一个超高性能的FPGA JPEG-LS编码器，用来进行无损图像压缩。☆104Sep 18, 2024Updated last year
- open cv software isp study☆17Nov 9, 2020Updated 5 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆52Oct 9, 2024Updated last year
- ☆11Dec 10, 2025Updated 2 months ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated this week
- opensource crypto IP core☆29Nov 20, 2020Updated 5 years ago
- Bilinear interpolation realizes image scaling based on FPGA☆30Jul 11, 2020Updated 5 years ago
- ☆26Nov 4, 2022Updated 3 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 7 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- ☆36Aug 19, 2020Updated 5 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- HTB_Write_Ups☆27Feb 25, 2024Updated 2 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- A simple Powershell script to clean up your PATH on Windows☆17Mar 6, 2022Updated 3 years ago
- A module for TBT3☆44Dec 31, 2023Updated 2 years ago
- 使用verilog编写sdram控制器☆12Jun 22, 2019Updated 6 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- FTP Client for Generic boards such as AVR Mega, megaAVR, Portenta_H7, Teensy, SAM DUE, SAMD21, SAMD51, STM32F/L/H/G/WB/MP1, nRF52, RP2040…☆11Jan 21, 2023Updated 3 years ago
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- CySat-1 Software and Applications for Onboard Firmware and Ground Station☆12May 25, 2024Updated last year
- Rich tagging in the Terminal via Google Vision API☆11May 12, 2023Updated 2 years ago
- IOT Meraki DevNet☆12Oct 30, 2020Updated 5 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆44May 26, 2021Updated 4 years ago
- AMP (Advance Music Player) is a free, powerful and elegant music player for Android used to be a free app on the Play Store.☆15May 9, 2022Updated 3 years ago
- 苹果IOS手机群控系统 ·同步操作电商拼多多亚马逊等 ·支持任何软件平台,自带录制脚本 ·电脑复制文本粘贴至手机 ·一键批量给每台手机输入不同文字，更多功能请加微信：kingkong3600☆12Sep 30, 2025Updated 5 months ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆39Dec 2, 2018Updated 7 years ago
- xk265：HEVC/H.265 Video Encoder IP Core (RTL)☆269Apr 9, 2023Updated 2 years ago
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Mar 25, 2015Updated 10 years ago
- 8-bit game system emulator☆12Jun 22, 2022Updated 3 years ago
- 便于移植的makefile模板☆11May 2, 2019Updated 6 years ago
- FPGA video scaler running on Intel Arria 10☆12May 28, 2019Updated 6 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 13 years ago
- ZPU Core for Lattice ICE40HX8K☆12Apr 26, 2014Updated 11 years ago
- Misc. FPGA Projects☆15May 27, 2025Updated 9 months ago