Microshift Compression: An Efficient Image Compression Algorithm for Hardware
☆36Apr 21, 2021Updated 5 years ago
Alternatives and similar repositories for microshift_compression
Users that are interested in microshift_compression are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆18Aug 31, 2020Updated 5 years ago
- SOC system using verilog on FPGA devices.☆10Jan 11, 2016Updated 10 years ago
- Hardware implementation of HDR image producing algorithm☆16Sep 30, 2022Updated 3 years ago
- An FPGA-based Ultra-High Throughput JPEG-LS encoder, which provides lossless image compression. 一个超高性能的FPGA JPEG-LS编码器，用来进行无损图像压缩。☆107Sep 18, 2024Updated last year
- An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码…☆318Sep 18, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 在FPGA上实现SRIO收发控制器☆11Sep 30, 2022Updated 3 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆53Apr 23, 2020Updated 6 years ago
- ☆23Nov 24, 2022Updated 3 years ago
- SpaceWire☆14Jul 17, 2014Updated 11 years ago
- High Throughput Image Filters on FPGAs☆14Oct 17, 2017Updated 8 years ago
- FPGA video scaler running on Intel Arria 10☆12May 28, 2019Updated 6 years ago
- open cv software isp study☆17Nov 9, 2020Updated 5 years ago
- High-performance FPGA-based JPEG codec accelerator☆13Dec 1, 2018Updated 7 years ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- This is just for Takk_Zynq_Labs test.☆27Jan 14, 2022Updated 4 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆16Dec 9, 2018Updated 7 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆55Oct 9, 2024Updated last year
- 苹果IOS手机群控系统 ·同步操作电商拼多多亚马逊等 ·支持任何软件平台,自带录制脚本 ·电脑复制文本粘贴至手机 ·一键批量给每台手机输入不同文字，更多功能请加微信：kingkong3600☆12Sep 30, 2025Updated 7 months ago
- MIPI testing with LiteX on CrossLink-NX☆14Jan 29, 2026Updated 3 months ago
- Simple FPGA-based Wavelet Image Compression☆15Dec 1, 2015Updated 10 years ago
- Implementation of JPEG Compression on an FPGA☆19May 10, 2017Updated 8 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆12Mar 12, 2021Updated 5 years ago
- Bilinear interpolation realizes image scaling based on FPGA☆33Jul 11, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This repository contains MATLAB code which can be used to generate simulink model and HDL code for implementation on FPGA. Since HDL code…☆14May 6, 2020Updated 5 years ago
- JPEG2000 compression coder on Xilinx Virtex 5 FPGA☆18Jul 17, 2013Updated 12 years ago
- 七路图像在FPGA中实现拼接，代码会不断添加进来。☆29Aug 17, 2021Updated 4 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- ZyncMV is an open source machine/computer vision platform using the Xilinx Zync FPGA+ ARM Cortex A9 SoC☆20Feb 12, 2017Updated 9 years ago
- opensource crypto IP core☆30Nov 20, 2020Updated 5 years ago
- A simple JPEG2000 hardware encoder☆26Sep 29, 2020Updated 5 years ago
- ☆12Dec 10, 2025Updated 4 months ago
- Streaming video over USB using FT232H and Cyclone IV FPGA.☆15Feb 26, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 使用verilog编写sdram控制器☆12Jun 22, 2019Updated 6 years ago
- Open-source version of SpaceWire-to-GigabitEther using ZestET1☆27Feb 15, 2016Updated 10 years ago
- BSc. Project (UoW) - simulation of GSM and EDGE network modulation schemes (GMSK and 8PSK)☆16Jan 7, 2020Updated 6 years ago
- Use STM32F407 to draw some pictures with libjpeg☆10Oct 30, 2019Updated 6 years ago
- An FPGA-based PNG image decoder, which can extract original pixels from PNG files. 基于FPGA的PNG图像解码器，可以从PNG文件中解码出原始像素。☆104Sep 14, 2023Updated 2 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Apr 19, 2026Updated 2 weeks ago