zhangmozhe / microshift_compressionLinks
Microshift Compression: An Efficient Image Compression Algorithm for Hardware
☆32Updated 4 years ago
Alternatives and similar repositories for microshift_compression
Users that are interested in microshift_compression are comparing it to the libraries listed below
Sorting:
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- Simple single-port AXI memory interface☆41Updated 11 months ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆22Updated 2 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- Implementation of the PCIe physical layer☆40Updated 3 weeks ago
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆30Updated last week
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆10Updated last year
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32Updated 6 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- Video Stream Scaler☆40Updated 10 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- ☆58Updated 4 years ago
- APB Logic☆18Updated 5 months ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- ☆25Updated 3 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago