smartfoxdata / axi4lite_gpioLinks
General purpose IO port with AXI4-Lite interface
☆10Updated 5 months ago
Alternatives and similar repositories for axi4lite_gpio
Users that are interested in axi4lite_gpio are comparing it to the libraries listed below
Sorting:
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆105Updated 6 months ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆92Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆62Updated 2 years ago
- UVM examples and projects☆141Updated 2 weeks ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆121Updated 7 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆151Updated 5 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆127Updated 4 years ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆105Updated 11 years ago
- VIP for AXI Protocol☆139Updated 3 years ago
- ☆46Updated 4 years ago
- This course walks you through the Linux OS commands and usage.☆19Updated 2 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆173Updated 6 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆48Updated 5 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆19Updated last month
- Synchronous FIFO Testbench☆11Updated 3 years ago
- ☆161Updated 2 years ago
- This is the main repository for all the examples for the book Practical UVM☆199Updated 4 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆192Updated 8 years ago
- UVM based Verification of SPI_Protocol. A Serial intra System Communication Peripheral Protocol.☆8Updated last year
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆28Updated 6 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago
- UVM AHB VIP☆86Updated 7 months ago
- Reference examples and short projects using UVM Methodology☆275Updated 3 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆63Updated last year
- ☆16Updated last year
- Verification IP for I2C protocol☆46Updated 3 years ago
- Architectural design of data router in verilog☆31Updated 5 years ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆17Updated 6 months ago
- System Verilog using Functional Verification☆12Updated last year
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆144Updated 7 years ago