General purpose IO port with AXI4-Lite interface
☆10Feb 7, 2025Updated last year
Alternatives and similar repositories for axi4lite_gpio
Users that are interested in axi4lite_gpio are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- uvm_starter is a simple template for starting uvm projects☆12Feb 11, 2025Updated last year
- uvm_apb is a uvm package for modeling and verifying APB (Advanced Periperal Bus) protocol☆21Feb 7, 2025Updated last year
- uvm_axi is a uvm package for modeling and verifying AXI protocol☆22Feb 7, 2025Updated last year
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆36Feb 7, 2025Updated last year
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆13Jul 20, 2022Updated 4 years ago
- Contains commonly used UVM components (agents, environments and tests).☆33Aug 17, 2018Updated 8 years ago
- A simple implementation about LEGv8 instruction set using Verilog HDL.☆12May 8, 2022Updated 4 years ago
- A simple program to convert gdsII files to vector output formats. Currently used to create laser-cut models of standard cells.☆13May 30, 2023Updated 3 years ago
- 包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）☆25Nov 7, 2022Updated 3 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆25Nov 7, 2018Updated 7 years ago
- Using python, selenium to get real photo paths and download them.☆11Aug 7, 2017Updated 9 years ago
- Tooling to use the Pynq Board somewhat nicely☆13Dec 5, 2022Updated 3 years ago
- This repository contains the training material for Tapeout Pakistan OpenLane workshop conducted by MERL-UIT.☆10Oct 23, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Maven Silicon Project☆20Oct 13, 2018Updated 8 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆34Aug 28, 2023Updated 3 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 4 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆33Oct 9, 2020Updated 6 years ago
- ☆10May 2, 2013Updated 13 years ago
- A python project to automatically generate the UVM testbench document.☆21Feb 27, 2024Updated 2 years ago
- Software for high density electrophysiology☆31Jan 24, 2025Updated last year
- Programming in Scala第三版学习笔记, 并将所有示例代码中文化☆12Jan 27, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Neovim frontend for enhanced features of the Slang SV language server☆16Oct 12, 2026Updated 3 weeks ago
- A Pandora Radio Client that also saves music to disk☆17Oct 26, 2015Updated 11 years ago
- Python binding for NuSMV.☆11Nov 29, 2017Updated 8 years ago
- DDR3 function verification environment in UVM☆28Apr 1, 2018Updated 8 years ago
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆12Sep 2, 2016Updated 10 years ago
- The directory to save the GD32VF103 relevant Boards' documents☆15Oct 31, 2020Updated 6 years ago
- CDC example code for CSDN blog☆14Oct 18, 2021Updated 5 years ago
- a very simple risc_cpu verification demo with uvm☆28Apr 28, 2019Updated 7 years ago
- The directory to save GD32VF103 DataSheets☆18Oct 31, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 5 years ago
- A naive verilog/systemverilog formatter☆22Apr 2, 2026Updated 7 months ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆18Mar 19, 2026Updated 7 months ago
- The source code of blog☆14Dec 12, 2021Updated 4 years ago
- ☆25Dec 8, 2021Updated 4 years ago
- UART -> AXI Bridge☆78Jul 1, 2021Updated 5 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆160Oct 21, 2026Updated 2 weeks ago