smartfoxdata / axi4lite_gpioLinks
General purpose IO port with AXI4-Lite interface
☆10Updated 7 months ago
Alternatives and similar repositories for axi4lite_gpio
Users that are interested in axi4lite_gpio are comparing it to the libraries listed below
Sorting:
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆98Updated 2 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆127Updated 7 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆107Updated 8 months ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆130Updated 4 years ago
- UVM examples and projects☆145Updated 2 months ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆155Updated 5 years ago
- VIP for AXI Protocol☆151Updated 3 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆180Updated 7 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆65Updated 2 years ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆109Updated 11 years ago
- This is the main repository for all the examples for the book Practical UVM☆202Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆33Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆25Updated 3 weeks ago
- UVM AHB VIP☆87Updated 2 weeks ago
- Verification IP for I2C protocol☆48Updated 4 years ago
- This course walks you through the Linux OS commands and usage.☆19Updated 3 years ago
- ☆47Updated 4 years ago
- UVM based Verification of SPI_Protocol. A Serial intra System Communication Peripheral Protocol.☆10Updated last year
- ☆166Updated 3 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆148Updated 7 years ago
- Synchronous FIFO Testbench☆11Updated 3 years ago
- uvm AXI BFM(bus functional model)☆261Updated 12 years ago
- Novel GUI Based UVM Testbench Template Builder☆143Updated 4 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆199Updated 8 years ago
- Reference examples and short projects using UVM Methodology☆280Updated 3 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆64Updated last year
- Examples and reference for System Verilog Assertions☆88Updated 8 years ago
- An uvm verification env for ahb2apb bridge☆56Updated 4 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆50Updated 5 years ago
- Router 1x3 design and uvm verification testbach and coverage report☆12Updated 10 months ago