crboth / LDPC_DecoderLinks
Low Density Parity Check Decoder
☆18Updated 9 years ago
Alternatives and similar repositories for LDPC_Decoder
Users that are interested in LDPC_Decoder are comparing it to the libraries listed below
Sorting:
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆78Updated 2 years ago
- Wi-Fi LDPC codec Verilog IP core☆18Updated 6 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆53Updated 8 years ago
- Gaussian noise generator Verilog IP core☆32Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆59Updated last year
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated last month
- use Verilog HDL implemente bicubic interpolation in FPGA☆29Updated 5 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆56Updated 2 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆71Updated last month
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆11Updated 4 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 6 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Updated 5 years ago
- Verilog based BCH encoder/decoder☆129Updated 3 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆127Updated last month
- My code repositry for common use.☆23Updated 3 years ago
- Hardware Assisted IEEE 1588 IP Core☆30Updated 11 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆28Updated 5 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆34Updated 2 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆31Updated 4 years ago
- DVB-S2 LDPC Decoder☆28Updated 11 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆61Updated 6 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆11Updated 7 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- Open FPGA Modules☆24Updated last year
- Huffman encoding core (Vivado HLS Project)☆12Updated 6 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆42Updated 6 years ago
- Hardware Viterbi Decoder in verilog☆28Updated 6 years ago
- A collection of phase locked loop (PLL) related projects☆114Updated last year