Low Density Parity Check Decoder
☆19Sep 12, 2016Updated 9 years ago
Alternatives and similar repositories for LDPC_Decoder
Users that are interested in LDPC_Decoder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 最小和算法实现☆10Jul 12, 2020Updated 5 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆55Sep 17, 2017Updated 8 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆44May 2, 2019Updated 6 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆13Jan 8, 2021Updated 5 years ago
- ☆10Apr 28, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Playground for implementing LDPC codes on FPGA☆17Jan 1, 2023Updated 3 years ago
- Algebraic methods for construction QC-LDPC and cyclic LDPC LDGM EG-LDPC source codes☆20Dec 1, 2024Updated last year
- LDPC decoders for ARM processor☆12Jul 23, 2021Updated 4 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 2 months ago
- This project demonstrates how Low Density Parity Check (LDPC) Code and Multiple Input Multiple Output (MIMO) can be employed in Vehicular…☆15Jan 24, 2022Updated 4 years ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- Raspberry Pi satellite SDR base station for weather & telemetry☆14Sep 19, 2020Updated 5 years ago
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆11Oct 7, 2016Updated 9 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- Simple platform to Study 5G eMBB MET QC-LDPC codes and BP MS OMS NMS decoders☆34Apr 28, 2023Updated 3 years ago
- RTL implementation of components for DVB-S2☆139May 1, 2023Updated 2 years ago
- IC设计中的一些经典书籍☆13Jul 28, 2020Updated 5 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated 5 months ago
- LDPC-coded OFDM system on AWGN using Sum Product Algorithm (SPA)☆19Jul 7, 2017Updated 8 years ago
- 做语音识别时的matlab工程☆12Dec 18, 2017Updated 8 years ago
- C Crypto library supporting DES, AES128, SHA256, CCM-AES128, ECDSA, ECDH, PKCS#1 v1.5☆15Jan 24, 2022Updated 4 years ago
- Playing with Low-density parity-check codes☆100May 11, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A basic education user interface for learning Chinese and practice Chinese handwriting. Sketch recognition techniques were utilized to re…☆15Sep 16, 2017Updated 8 years ago
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆12Apr 26, 2022Updated 4 years ago
- A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog☆19May 29, 2017Updated 8 years ago
- ☆16May 9, 2022Updated 3 years ago
- A plain simulation model for Frequency Hopping☆47May 18, 2019Updated 6 years ago
- Super Resolution Convolutional Neural Network (SRCNN) for Python/Torch, Numpy and Avnet's ZedBoard☆18Feb 24, 2021Updated 5 years ago
- FPGA-based SNN Accelerator Toy☆41Apr 17, 2026Updated last week
- Open FPGA Modules☆24Oct 8, 2024Updated last year
- Integration of SIFT and LES Algorithms☆14May 6, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- 16QAM modulation and demodulation by Verilog☆22Jan 4, 2021Updated 5 years ago
- ☆11Feb 19, 2026Updated 2 months ago
- Sata 2 Host Controller for FPGA implementation☆18Oct 11, 2017Updated 8 years ago
- 对不同码长不同码率的ldpc码进行编码仿真☆17Mar 3, 2020Updated 6 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago
- GNURadio implementation of the lazy Viterbi algorithm☆13May 8, 2020Updated 5 years ago