crboth / LDPC_DecoderLinks
Low Density Parity Check Decoder
☆16Updated 8 years ago
Alternatives and similar repositories for LDPC_Decoder
Users that are interested in LDPC_Decoder are comparing it to the libraries listed below
Sorting:
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆73Updated 2 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆51Updated 7 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- Gaussian noise generator Verilog IP core☆31Updated 2 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- DVB-S2 LDPC Decoder☆27Updated 11 years ago
- Hardware Assisted IEEE 1588 IP Core☆30Updated 11 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆10Updated 4 years ago
- use Verilog HDL implemente bicubic interpolation in FPGA☆24Updated 5 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 7 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆113Updated last year
- The Strathclyde RFSoC Studio Installer for PYNQ.☆32Updated 2 years ago
- Huffman encoding core (Vivado HLS Project)☆12Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆38Updated 4 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆61Updated 3 years ago
- ☆19Updated 3 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 5 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆16Updated 5 years ago
- NVMe Controller featuring Hardware Acceleration☆90Updated 4 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆107Updated last year
- Open FPGA Modules☆24Updated 9 months ago
- ☆17Updated 3 weeks ago
- AHB Bus lite v3.0☆16Updated 5 years ago