crboth / LDPC_DecoderLinks
Low Density Parity Check Decoder
☆18Updated 9 years ago
Alternatives and similar repositories for LDPC_Decoder
Users that are interested in LDPC_Decoder are comparing it to the libraries listed below
Sorting:
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆80Updated 2 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆54Updated 8 years ago
- Gaussian noise generator Verilog IP core☆32Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆59Updated last year
- Wi-Fi LDPC codec Verilog IP core☆18Updated 6 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 2 months ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆76Updated 2 months ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆12Updated 4 years ago
- use Verilog HDL implemente bicubic interpolation in FPGA☆29Updated 6 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆11Updated 5 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- DVB-S2 LDPC Decoder☆29Updated 11 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Updated 5 years ago
- Open FPGA Modules☆24Updated last year
- My code repositry for common use.☆23Updated 4 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆59Updated 2 weeks ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆24Updated 6 years ago
- Hardware Viterbi Decoder in verilog☆28Updated 6 years ago
- Hardware Assisted IEEE 1588 IP Core☆30Updated 11 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆33Updated 4 years ago
- FIR implemention with Verilog☆50Updated 6 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆129Updated last month
- ☆28Updated 6 months ago
- Verilog based BCH encoder/decoder☆131Updated 3 years ago
- Open-Channel Open-Way Flash Controller☆21Updated 4 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Updated 6 years ago
- ☆20Updated 4 years ago
- Verilog实现OFDM基带☆45Updated 10 years ago
- Huffman encoding core (Vivado HLS Project)☆12Updated 6 years ago