crboth / LDPC_DecoderLinks
Low Density Parity Check Decoder
☆15Updated 8 years ago
Alternatives and similar repositories for LDPC_Decoder
Users that are interested in LDPC_Decoder are comparing it to the libraries listed below
Sorting:
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆67Updated 2 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆50Updated 7 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 4 years ago
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆37Updated 6 years ago
- NMS_decode☆13Updated 4 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆22Updated 4 years ago
- Polar Codes Implementation on Vhdl☆13Updated 9 years ago
- Playground for implementing LDPC codes on FPGA☆16Updated 2 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 4 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆10Updated 3 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆104Updated 11 months ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆35Updated 7 months ago
- FIR implemention with Verilog☆48Updated 6 years ago
- 最小和算法实现☆10Updated 4 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- Gaussian noise generator Verilog IP core☆31Updated 2 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- IEEE 802.16 OFDM-based transceiver system☆24Updated 5 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆49Updated 2 years ago
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Updated 5 years ago
- My code repositry for common use.☆22Updated 3 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆46Updated 6 years ago
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆17Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- Hardware Assisted IEEE 1588 IP Core☆29Updated 10 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 3 years ago