Low Density Parity Check Decoder
☆19Sep 12, 2016Updated 9 years ago
Alternatives and similar repositories for LDPC_Decoder
Users that are interested in LDPC_Decoder are comparing it to the libraries listed below
Sorting:
- 最小和算法实现☆10Jul 12, 2020Updated 5 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆54Sep 17, 2017Updated 8 years ago
- NMS_decode☆13Jul 17, 2020Updated 5 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆42May 2, 2019Updated 6 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆12Jan 8, 2021Updated 5 years ago
- This is my MTech Thesis Dissertation Topic.☆10Oct 21, 2022Updated 3 years ago
- ☆10Apr 28, 2023Updated 2 years ago
- Playground for implementing LDPC codes on FPGA☆17Jan 1, 2023Updated 3 years ago
- Algebraic methods for construction QC-LDPC and cyclic LDPC LDGM EG-LDPC source codes☆19Dec 1, 2024Updated last year
- LDPC decoders for ARM processor☆12Jul 23, 2021Updated 4 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated last month
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆11Oct 7, 2016Updated 9 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 10 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- Simple platform to Study 5G eMBB MET QC-LDPC codes and BP MS OMS NMS decoders☆34Apr 28, 2023Updated 2 years ago
- Playground for experimenting with and sharing short Amaranth programs on the web☆21Oct 26, 2025Updated 4 months ago
- RTL implementation of components for DVB-S2☆138May 1, 2023Updated 2 years ago
- Low Density Parity Check codes encoder and decoder, in particular for CCSDS standards.☆65Oct 16, 2018Updated 7 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Nov 8, 2025Updated 4 months ago
- LDPC-coded OFDM system on AWGN using Sum Product Algorithm (SPA)☆19Jul 7, 2017Updated 8 years ago
- general-cores☆21Jul 16, 2025Updated 8 months ago
- 做语音识别时的matlab工程☆12Dec 18, 2017Updated 8 years ago
- Playing with Low-density parity-check codes☆99May 11, 2023Updated 2 years ago
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆12Apr 26, 2022Updated 3 years ago
- A plain simulation model for Frequency Hopping☆47May 18, 2019Updated 6 years ago
- FPGA-based SNN Accelerator Toy☆36Dec 17, 2025Updated 3 months ago
- Open FPGA Modules☆24Oct 8, 2024Updated last year
- Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations☆42Dec 14, 2013Updated 12 years ago
- Muscle-machine interface☆12Jul 19, 2016Updated 9 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆35Apr 11, 2022Updated 3 years ago
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆20Apr 8, 2024Updated last year
- Integration of SIFT and LES Algorithms☆14May 6, 2024Updated last year
- Code for M. Polese, J. Jornet, T. Melodia, M. Zorzi, “Toward End-to-End, Full-Stack 6G Terahertz Networks”, https://arxiv.org/abs/2005.07…☆22Aug 11, 2020Updated 5 years ago
- ☆17Apr 7, 2022Updated 3 years ago
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- 16QAM modulation and demodulation by Verilog☆22Jan 4, 2021Updated 5 years ago
- ☆11Feb 19, 2026Updated last month
- Sata 2 Host Controller for FPGA implementation☆18Oct 11, 2017Updated 8 years ago