russdill / bch_verilogLinks
Verilog based BCH encoder/decoder
☆123Updated 2 years ago
Alternatives and similar repositories for bch_verilog
Users that are interested in bch_verilog are comparing it to the libraries listed below
Sorting:
- Fully parametrizable combinatorial parallel LFSR/CRC module☆154Updated 6 months ago
- Verilog digital signal processing components☆150Updated 2 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- A collection of phase locked loop (PLL) related projects☆108Updated last year
- Verilog module for calculation of FFT.☆179Updated 13 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Hardware Viterbi Decoder in verilog☆26Updated 6 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- 10G Low Latency Ethernet☆59Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆58Updated 3 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- An implementation of the CORDIC algorithm in Verilog.☆98Updated 6 years ago
- AHB3-Lite Interconnect☆90Updated last year
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆136Updated last year
- I2C controller core☆47Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆46Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆61Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- Pipeline FFT Implementation in Verilog HDL☆128Updated 6 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- ☆76Updated 3 years ago
- ☆72Updated 3 years ago
- Hardware Assisted IEEE 1588 IP Core☆31Updated 11 years ago
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆110Updated 3 years ago