Verilog based BCH encoder/decoder
☆139Sep 26, 2022Updated 4 years ago
Alternatives and similar repositories for bch_verilog
Users that are interested in bch_verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- BCH (Bose-Chaudhuri-Hocquenghem) encoder and decoder built from scratch in matlab as course project for EE5160: Error Control Coding☆18Mar 31, 2017Updated 9 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆84Apr 28, 2023Updated 3 years ago
- MATLAB implementation of the DVB-S2 as in ETSI EN 302 307-1☆15Aug 26, 2021Updated 5 years ago
- This is a simple implementation of an Arbiter PUF made for an FPGA Artix-7. Project part of the course Embedded Systems, part of the Elec…☆12Mar 17, 2023Updated 3 years ago
- BCH error-correcting code MATLAB simulator - University of Michigan (Winter, 2011)☆13Nov 14, 2019Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Error Correction Codes - C☆11May 26, 2019Updated 7 years ago
- Hamming ECC Encoder and Decoder to protect memories☆37Jan 28, 2025Updated last year
- Ring Oscillator Physically Unclonable Funtion☆28Sep 9, 2021Updated 5 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆153Oct 19, 2026Updated 2 weeks ago
- Use Verilog to design Arbiter PUF, then do Floorplan to make inter-variation approach 50%.☆13May 4, 2022Updated 4 years ago
- An implementation of the decoding of BCH codes resistant to timing attacks☆11Sep 18, 2020Updated 6 years ago
- Generic binary BCH encoding/decoding library☆19Mar 10, 2017Updated 9 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- A Performance Analysis and Simulation of BCH Code in Matlab☆13Feb 26, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This project implements a Hamming encoder and decoder using Verilog to correct single-bit errors in data transmission. It includes Verilo…☆11Aug 2, 2024Updated 2 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 3 years ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆145Nov 5, 2022Updated 4 years ago
- Reed Solomon BCH encoder and decoder☆154Dec 15, 2023Updated 2 years ago
- FPGA implementation of a physical unclonable function for authentication☆34Apr 7, 2017Updated 9 years ago
- User BCH encode/decode library based on bch module from linux kernel☆33May 22, 2015Updated 11 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆63Mar 15, 2024Updated 2 years ago
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- In this paper, a series of Ring Oscillators has been wired in different ways to form Ring Oscillator PUFs to find out the RO PUF which ha…☆12Jul 4, 2020Updated 6 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆24Nov 24, 2017Updated 8 years ago
- RTL implementation of components for DVB-S2☆150May 25, 2026Updated 5 months ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆18Oct 25, 2017Updated 9 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆166Feb 27, 2025Updated last year
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆12Jan 8, 2021Updated 5 years ago
- A basic implementation of a SAT attack on logic locking.☆13Jun 30, 2021Updated 5 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆78Jun 2, 2024Updated 2 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Precision Converters Embedded Firmware Repository☆28Sep 2, 2026Updated 2 months ago
- SystemVerilog & Verilog Module I/O parser and printer☆25Oct 25, 2026Updated last week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43May 24, 2020Updated 6 years ago
- Verilog module for calculation of FFT.☆199Aug 22, 2012Updated 14 years ago
- Wishbone to AXI bridge (VHDL)☆51Aug 29, 2019Updated 7 years ago
- a MIPS-based embedded system on FPGA☆10Mar 10, 2017Updated 9 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago