Verilog based BCH encoder/decoder
☆132Sep 26, 2022Updated 3 years ago
Alternatives and similar repositories for bch_verilog
Users that are interested in bch_verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆82Apr 28, 2023Updated 3 years ago
- BCH (Bose-Chaudhuri-Hocquenghem) encoder and decoder built from scratch in matlab as course project for EE5160: Error Control Coding☆18Mar 31, 2017Updated 9 years ago
- Error Correction Codes - C☆11May 26, 2019Updated 6 years ago
- Ring Oscillator Physically Unclonable Funtion☆25Sep 9, 2021Updated 4 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆139Apr 24, 2026Updated 2 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- BCH error-correcting code MATLAB simulator - University of Michigan (Winter, 2011)☆13Nov 14, 2019Updated 6 years ago
- An implementation of the decoding of BCH codes resistant to timing attacks☆11Sep 18, 2020Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆35Jan 28, 2025Updated last year
- A Performance Analysis and Simulation of BCH Code in Matlab☆13Feb 26, 2022Updated 4 years ago
- MATLAB implementation of the DVB-S2 as in ETSI EN 302 307-1☆15Aug 26, 2021Updated 4 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- RTL implementation of components for DVB-S2☆139May 1, 2023Updated 3 years ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆140Nov 5, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆11Apr 3, 2017Updated 9 years ago
- Verilog module for calculation of FFT.☆193Aug 22, 2012Updated 13 years ago
- ☆89May 4, 2017Updated 9 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Feb 27, 2025Updated last year
- Generic binary BCH encoding/decoding library☆19Mar 10, 2017Updated 9 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42May 24, 2020Updated 5 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- This is a BCH encoder/decoder for NAND flash based on the code from Micron.☆13Aug 13, 2019Updated 6 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆16Oct 25, 2017Updated 8 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A Verilog implementation of DisplayPort protocol for FPGAs☆268Mar 15, 2019Updated 7 years ago
- Precision Converters Embedded Firmware Repository☆28Apr 27, 2026Updated last week
- Work towards a "golden model" of the RISC-V calling convention(s)☆10Oct 2, 2017Updated 8 years ago
- Open-Channel Open-Way Flash Controller☆23Sep 10, 2021Updated 4 years ago
- Port of Amber ARM Core project to Marsohod2 platform☆13Dec 4, 2019Updated 6 years ago
- This repo contains the PUF and authentication codes for IoT authentication protocol development project☆12Apr 11, 2020Updated 6 years ago
- RFID tag and tester in Verilog☆42Apr 4, 2013Updated 13 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆55Apr 29, 2015Updated 11 years ago
- Repository to store all design and testbench files for Senior Design☆22Apr 16, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 11 years ago
- Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外设，可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆26Mar 15, 2021Updated 5 years ago
- Cycle accurate MC6502 compatible processor in Verilog.☆16Oct 11, 2021Updated 4 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- ☆31Apr 1, 2017Updated 9 years ago
- 使用Verilog设计的带四舍五入功能的浮点加法器☆22Dec 19, 2011Updated 14 years ago
- This is a CUDA application for LDPC-CC Decoder☆16Sep 28, 2015Updated 10 years ago