Verilog based BCH encoder/decoder
☆140Sep 26, 2022Updated 4 years ago
Alternatives and similar repositories for bch_verilog
Users that are interested in bch_verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆84Apr 28, 2023Updated 3 years ago
- BCH (Bose-Chaudhuri-Hocquenghem) encoder and decoder built from scratch in matlab as course project for EE5160: Error Control Coding☆18Mar 31, 2017Updated 9 years ago
- Ring Oscillator Physically Unclonable Funtion☆29Sep 9, 2021Updated 5 years ago
- BCH error-correcting code MATLAB simulator - University of Michigan (Winter, 2011)☆13Nov 14, 2019Updated 6 years ago
- Error Correction Codes - C☆11May 26, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆150Jul 20, 2026Updated 2 months ago
- An implementation of the decoding of BCH codes resistant to timing attacks☆11Sep 18, 2020Updated 6 years ago
- Hamming ECC Encoder and Decoder to protect memories☆36Jan 28, 2025Updated last year
- MATLAB implementation of the DVB-S2 as in ETSI EN 302 307-1☆15Aug 26, 2021Updated 5 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- A Performance Analysis and Simulation of BCH Code in Matlab☆13Feb 26, 2022Updated 4 years ago
- Reed Solomon BCH encoder and decoder☆154Dec 15, 2023Updated 2 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- RTL implementation of components for DVB-S2☆149May 25, 2026Updated 4 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆145Nov 5, 2022Updated 3 years ago
- Verilog module for calculation of FFT.☆197Aug 22, 2012Updated 14 years ago
- User BCH encode/decode library based on bch module from linux kernel☆33May 22, 2015Updated 11 years ago
- ☆94May 4, 2017Updated 9 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆164Feb 27, 2025Updated last year
- Generic binary BCH encoding/decoding library☆19Mar 10, 2017Updated 9 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43May 24, 2020Updated 6 years ago
- This is a BCH encoder/decoder for NAND flash based on the code from Micron.☆13Aug 13, 2019Updated 7 years ago
- Precision Converters Embedded Firmware Repository☆28Sep 2, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆17Oct 25, 2017Updated 8 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆275Mar 15, 2019Updated 7 years ago
- Port of Amber ARM Core project to Marsohod2 platform☆13Dec 4, 2019Updated 6 years ago
- Repository to store all design and testbench files for Senior Design☆23Apr 16, 2020Updated 6 years ago
- ☆12Apr 3, 2017Updated 9 years ago
- This is a CUDA application for LDPC-CC Decoder☆16Sep 28, 2015Updated 11 years ago
- This repo contains the PUF and authentication codes for IoT authentication protocol development project☆12Apr 11, 2020Updated 6 years ago
- FPGA implementation of a physical unclonable function for authentication☆34Apr 7, 2017Updated 9 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆55Apr 29, 2015Updated 11 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 12 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外设，可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆27Mar 15, 2021Updated 5 years ago
- Work towards a "golden model" of the RISC-V calling convention(s)☆10Oct 2, 2017Updated 8 years ago