russdill / bch_verilogLinks
Verilog based BCH encoder/decoder
☆125Updated 3 years ago
Alternatives and similar repositories for bch_verilog
Users that are interested in bch_verilog are comparing it to the libraries listed below
Sorting:
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 8 months ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Verilog digital signal processing components☆157Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆62Updated 3 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- ☆79Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆142Updated 2 years ago
- AHB3-Lite Interconnect☆94Updated last year
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- Pipeline FFT Implementation in Verilog HDL☆137Updated 6 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆66Updated 3 years ago
- AXI4 BFM in Verilog☆34Updated 8 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆47Updated last year
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- Hardware Assisted IEEE 1588 IP Core☆29Updated 11 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- Interface Protocol in Verilog☆50Updated 6 years ago
- 10G Low Latency Ethernet☆85Updated 2 years ago
- Verilog module for calculation of FFT.☆185Updated 13 years ago
- Verilog RTL Design☆45Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- Implementation of the PCIe physical layer☆50Updated 3 months ago