Verilog based BCH encoder/decoder
☆133Sep 26, 2022Updated 3 years ago
Alternatives and similar repositories for bch_verilog
Users that are interested in bch_verilog are comparing it to the libraries listed below
Sorting:
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆129Dec 26, 2025Updated 2 months ago
- BCH error-correcting code MATLAB simulator - University of Michigan (Winter, 2011)☆13Nov 14, 2019Updated 6 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Jan 28, 2025Updated last year
- BCH (Bose-Chaudhuri-Hocquenghem) encoder and decoder built from scratch in matlab as course project for EE5160: Error Control Coding☆18Mar 31, 2017Updated 8 years ago
- Error Correction Codes - C☆11May 26, 2019Updated 6 years ago
- An implementation of the decoding of BCH codes resistant to timing attacks☆11Sep 18, 2020Updated 5 years ago
- Ring Oscillator Physically Unclonable Funtion☆26Sep 9, 2021Updated 4 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- MATLAB implementation of the DVB-S2 as in ETSI EN 302 307-1☆15Aug 26, 2021Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42May 24, 2020Updated 5 years ago
- Verilog module for calculation of FFT.☆192Aug 22, 2012Updated 13 years ago
- ☆89May 4, 2017Updated 8 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- ☆11Apr 3, 2017Updated 8 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆161Feb 27, 2025Updated last year
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆266Mar 15, 2019Updated 6 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆24Nov 8, 2019Updated 6 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆11Jan 8, 2021Updated 5 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- This repo contains the PUF and authentication codes for IoT authentication protocol development project☆12Apr 11, 2020Updated 5 years ago
- Work towards a "golden model" of the RISC-V calling convention(s)☆10Oct 2, 2017Updated 8 years ago
- Reverse-Engineering of the NABU PC's Network Adapter, one of the first cable data modems.☆12Mar 28, 2024Updated last year
- ☆26Jul 27, 2017Updated 8 years ago
- ☆31Apr 1, 2017Updated 8 years ago
- Port of Amber ARM Core project to Marsohod2 platform☆13Dec 4, 2019Updated 6 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Jul 23, 2020Updated 5 years ago
- A Performance Analysis and Simulation of BCH Code in Matlab☆13Feb 26, 2022Updated 4 years ago
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 8 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- Reed Solomon BCH encoder and decoder☆153Dec 15, 2023Updated 2 years ago
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆58Feb 25, 2021Updated 5 years ago
- RFID tag and tester in Verilog☆42Apr 4, 2013Updated 12 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- RTL implementation of components for DVB-S2☆136May 1, 2023Updated 2 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆152Sep 15, 2023Updated 2 years ago