russdill / bch_verilogLinks
Verilog based BCH encoder/decoder
☆120Updated 2 years ago
Alternatives and similar repositories for bch_verilog
Users that are interested in bch_verilog are comparing it to the libraries listed below
Sorting:
- Fully parametrizable combinatorial parallel LFSR/CRC module☆147Updated 3 months ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- AHB3-Lite Interconnect☆89Updated last year
- Verilog digital signal processing components☆139Updated 2 years ago
- Verilog SPI master and slave☆54Updated 9 years ago
- PCIE 5.0 Graduation project (Verification Team)☆72Updated last year
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆123Updated last year
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- Pipeline FFT Implementation in Verilog HDL☆117Updated 6 years ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆11Updated last year
- I2C controller core☆43Updated 2 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- AXI interface modules for Cocotb☆262Updated last year
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆54Updated 3 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆93Updated 9 months ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆162Updated 3 years ago
- APB to I2C☆41Updated 10 years ago
- This is the repository for the IEEE version of the book☆64Updated 4 years ago