use Verilog HDL implemente bicubic interpolation in FPGA
☆32Dec 31, 2019Updated 6 years ago
Alternatives and similar repositories for FPGA-Bicubic-interpolation
Users that are interested in FPGA-Bicubic-interpolation are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Video Stream Scaler☆43Jul 17, 2014Updated 12 years ago
- Bilinear interpolation realizes image scaling based on FPGA☆33Jul 11, 2020Updated 6 years ago
- ☆23Nov 28, 2017Updated 8 years ago
- Cam interface to FPGA using ADV7180☆14Jun 7, 2015Updated 11 years ago
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 基于易灵思Ti60F225开发板和MT9M001双目摄像头，使用Verilog语言完成的双目拼接项目。摄像头输入图像数据后，在使用FAST计算图像特征点的同时，构建滑动窗口计算图像各个像素点的BRIEF描述符，完成后根据BRIEF描述符对两幅图像上的特征点进行暴力匹配，最后…☆24Apr 16, 2025Updated last year
- FPGA video scaler running on Intel Arria 10☆12May 28, 2019Updated 7 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- verilog实现CLAHE（限制对比度自适应直方图均衡化）算法，并进行资源优化，含vivado综合工程。 // Verilog implementation of CLAHE (Contrast Limited Adaptive Histogram…☆21Apr 30, 2026Updated 5 months ago
- Automatically exported from code.google.com/p/bicubic-interpolation-image-processing☆10Jan 27, 2016Updated 10 years ago
- Build an open source, extremely simple DMA.☆25Feb 17, 2019Updated 7 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- EECS 470 Final Project☆11Apr 22, 2013Updated 13 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 7 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆40Oct 25, 2020Updated 5 years ago
- A simple OpenGL 3.2 example using MSVS 2010 and freeglut☆12Feb 4, 2013Updated 13 years ago
- Implementation of bicubic interpolation using Bspline to upscale the image size☆11Mar 15, 2014Updated 12 years ago
- This project is intended to build and deploy an SNPE model on Qualcomm Devices, which are having unsupported layers which are not part of…☆10Oct 4, 2021Updated 5 years ago
- ☆38Updated this week
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆15Sep 9, 2022Updated 4 years ago
- AXI DMA 32 / 64 bits☆130Jul 17, 2014Updated 12 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A complete Linux project for the ZYBO. This project helps me during my first steps with embedded Linux. You can find anything necessary t…☆13Oct 8, 2020Updated 6 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆16Oct 1, 2019Updated 7 years ago
- IEEE 802.11ah transceiver☆30Jul 2, 2026Updated 3 months ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆50Jun 19, 2024Updated 2 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- IPASS -- Image Processing Algorithm Simulation Software☆12Jul 25, 2025Updated last year
- This is a circular buffer controller used in FPGA.☆36Jan 12, 2016Updated 10 years ago
- ☆13Nov 5, 2017Updated 8 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆37Apr 11, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- MIPI DSI controller☆87Jun 27, 2022Updated 4 years ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 6 years ago
- ☆24Jan 8, 2026Updated 9 months ago
- This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It c…☆12Oct 7, 2016Updated 10 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 9 years ago
- Projects done for Advanced Digital Design with Verilog. Examples include code for applications like Sobel Edge Detection and DTMF generat…☆12Sep 10, 2018Updated 8 years ago