KevinHexin / FPGA-Bicubic-interpolationLinks
use Verilog HDL implemente bicubic interpolation in FPGA
☆26Updated 5 years ago
Alternatives and similar repositories for FPGA-Bicubic-interpolation
Users that are interested in FPGA-Bicubic-interpolation are comparing it to the libraries listed below
Sorting:
- Video Stream Scaler☆40Updated 11 years ago
- ☆31Updated 5 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆60Updated 3 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆35Updated 4 years ago
- ☆79Updated 3 years ago
- Implementation of the PCIe physical layer☆48Updated 2 months ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆65Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- ☆37Updated 10 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆136Updated last year
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆44Updated 2 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 5 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆33Updated 3 years ago
- JPEG Encoder Verilog☆78Updated 2 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32Updated 6 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆35Updated 7 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆140Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- 基于FPGA的FFT☆19Updated 6 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago