use Verilog HDL implemente bicubic interpolation in FPGA
☆31Dec 31, 2019Updated 6 years ago
Alternatives and similar repositories for FPGA-Bicubic-interpolation
Users that are interested in FPGA-Bicubic-interpolation are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Video Stream Scaler☆41Jul 17, 2014Updated 11 years ago
- Bilinear interpolation realizes image scaling based on FPGA☆33Jul 11, 2020Updated 5 years ago
- ☆19Nov 28, 2017Updated 8 years ago
- Cam interface to FPGA using ADV7180☆14Jun 7, 2015Updated 10 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A verilog parser☆19Apr 12, 2024Updated 2 years ago
- FPGA video scaler running on Intel Arria 10☆12May 28, 2019Updated 6 years ago
- Automatically exported from code.google.com/p/bicubic-interpolation-image-processing☆10Jan 27, 2016Updated 10 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- IEEE 802.11ah transceiver☆29Jul 30, 2025Updated 9 months ago
- 文档编写☆13Sep 19, 2020Updated 5 years ago
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- A simple OpenGL 3.2 example using MSVS 2010 and freeglut☆12Feb 4, 2013Updated 13 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆38Oct 25, 2020Updated 5 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆32Nov 3, 2025Updated 6 months ago
- Implementation of bicubic interpolation using Bspline to upscale the image size☆11Mar 15, 2014Updated 12 years ago
- ☆35Apr 28, 2026Updated last week
- A complete Linux project for the ZYBO. This project helps me during my first steps with embedded Linux. You can find anything necessary t…☆13Oct 8, 2020Updated 5 years ago
- This project is intended to build and deploy an SNPE model on Qualcomm Devices, which are having unsupported layers which are not part of…☆10Oct 4, 2021Updated 4 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆13Sep 9, 2022Updated 3 years ago
- AXI DMA 32 / 64 bits☆127Jul 17, 2014Updated 11 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆42Jun 19, 2024Updated last year
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- This is a circular buffer controller used in FPGA.☆35Jan 12, 2016Updated 10 years ago
- ☆14Nov 5, 2017Updated 8 years ago
- Build an open source, extremely simple DMA.☆25Feb 17, 2019Updated 7 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆37Apr 11, 2022Updated 4 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- MIPI DSI controller☆85Jun 27, 2022Updated 3 years ago
- ☆24Jan 8, 2026Updated 4 months ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆18Oct 19, 2024Updated last year
- This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It c…☆12Oct 7, 2016Updated 9 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47May 10, 2024Updated 2 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆37Apr 7, 2026Updated last month