WCH CH56x BSP for HydraUSB3 v1 hardware
☆19Mar 4, 2024Updated 2 years ago
Alternatives and similar repositories for wch-ch56x-bsp
Users that are interested in wch-ch56x-bsp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- WCH CH569 SerDes Reverse Engineering☆30Aug 13, 2022Updated 3 years ago
- sigrok_slogic☆21Apr 15, 2025Updated last year
- HydraUSB3 (WCH CH569) open source test firmware / examples / libraries to experiment with streaming / high-speed protocols (USB2 HS, USB3…☆94Apr 25, 2023Updated 3 years ago
- 5uH DC LISN (-10 dB attenuation)☆20Apr 23, 2019Updated 7 years ago
- Open source Logic Analyzer based on LiteX SoC☆27Apr 12, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆74Jan 23, 2026Updated 4 months ago
- HydraUSB3 V1 is an open source developer kit for the WCH CH569 MCU to experiment with streaming / high-speed protocols(USB2 HS, USB3 SS, …☆36Jan 22, 2024Updated 2 years ago
- A simple script (in Rust lang) to create HTML from SVD☆18Jan 2, 2024Updated 2 years ago
- Contains the design, documentation, and implementation details for an additional gearbox compatible with the CyberGear motor. It enhances…☆21Jul 20, 2024Updated last year
- An FPGA in your USB Port☆11Jul 1, 2021Updated 4 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆46Dec 24, 2024Updated last year
- ☆17Apr 7, 2022Updated 4 years ago
- Open Source Hardware Dual 5µH LISN(Line Impedance Stabilization Network)☆38Sep 14, 2023Updated 2 years ago
- LiteX LUNA USB stack integration☆14Jun 12, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Source code of apps.yunohost.org☆15May 24, 2026Updated 3 weeks ago
- 360nosc0pe Yocto build environment☆13Aug 27, 2018Updated 7 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- Playing around with a 128x128 OLED module☆32Nov 2, 2024Updated last year
- Command line tools to display and configure Parrot Zik2 Headphones☆12Jan 18, 2016Updated 10 years ago
- ☆15Oct 2, 2023Updated 2 years ago
- Handle Fast Signal Traces (fst) in Python☆16Jun 11, 2025Updated last year
- ☆16Apr 21, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Binary Decompilation of the Polo G40 Digifant-1 Controller☆12Oct 21, 2018Updated 7 years ago
- ☆13Sep 16, 2023Updated 2 years ago
- ☆12Nov 12, 2020Updated 5 years ago
- Firmware and Gateware for the DiVA platform.☆14Sep 8, 2025Updated 9 months ago
- A Raspberry PI shield for testing probe-rs against many chips & probes.☆14Jan 21, 2022Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆90Apr 8, 2024Updated 2 years ago
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆17Aug 13, 2018Updated 7 years ago
- ☆70Jan 3, 2026Updated 5 months ago
- A collection of headers containing useful tools and gadgets for building C++ programs☆11Feb 26, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Microcontroller message bus☆11Apr 16, 2018Updated 8 years ago
- The Micro Python project☆15Dec 24, 2020Updated 5 years ago
- Read out firmware of some STM32 parts☆15Jul 20, 2025Updated 10 months ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 6 years ago
- KiCad BOM and CPL export for JLCSMT☆28Dec 30, 2021Updated 4 years ago
- TF Lite demo on LiteX/VexRiscv soft RISC-V SoC on a Digilent Arty board☆69Jul 5, 2022Updated 3 years ago