Digilent / Arty-A7-35-GPIOLinks
☆22Updated 5 years ago
Alternatives and similar repositories for Arty-A7-35-GPIO
Users that are interested in Arty-A7-35-GPIO are comparing it to the libraries listed below
Sorting:
- ☆46Updated 2 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆70Updated 8 years ago
- ☆42Updated 5 years ago
- ☆19Updated 5 years ago
- A simple I2C minion in VHDL☆61Updated 6 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆153Updated 4 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆124Updated 4 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Updated 2 years ago
- An Open Source configuration of the Arty platform☆132Updated last year
- Xilinx virtual cable server for generic FTDI 4232H.☆59Updated last year
- ☆31Updated 3 months ago
- A collection of demonstration digital filters☆159Updated last year
- Wishbone controlled I2C controllers☆55Updated last year
- VHDL Modules☆24Updated 10 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Updated 4 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- ☆15Updated 3 months ago
- A simple script to build open-source FPGA tools.☆54Updated 3 years ago
- Nitro USB FPGA core☆85Updated last year
- Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…☆21Updated 7 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 10 years ago
- Wishbone interconnect utilities☆43Updated 9 months ago
- assorted library of utility cores for amaranth HDL☆97Updated last year
- Open source FreeRTOS SDK for EOS S3 MCU+eFPGA SoC including gateware, software and documentation under QuickLogic Open Reconfigurable Com…☆49Updated 2 years ago
- A wishbone controlled scope for FPGA's☆84Updated last year
- VHDL PCIe Transceiver☆31Updated 5 years ago
- Spen's Official OpenOCD Mirror☆50Updated 8 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago