Siglent SDS1x0xX-E FPGA bitstreams
☆46Dec 24, 2024Updated last year
Alternatives and similar repositories for scope
Users that are interested in scope are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆17Aug 13, 2018Updated 7 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- 360nosc0pe Yocto build environment☆12Aug 27, 2018Updated 7 years ago
- assorted library of utility cores for amaranth HDL☆103Sep 17, 2024Updated last year
- LiteX project for the ButterStick bootloader☆14Mar 13, 2023Updated 3 years ago
- LiteX LUNA USB stack integration☆14Jun 12, 2022Updated 3 years ago
- Take control of your Colorlight FPGA board with LiteX/LiteEth :)☆112Aug 30, 2023Updated 2 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 5 years ago
- Prototype phase noise analyzer☆21Nov 28, 2020Updated 5 years ago
- ☆116Jan 22, 2023Updated 3 years ago
- Siglent SDS 1x0xX-E hardware information☆20Dec 5, 2018Updated 7 years ago
- CRUVI Standard Specifications☆21May 6, 2024Updated last year
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Dec 6, 2021Updated 4 years ago
- Artix7 SOM☆18Sep 9, 2024Updated last year
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆38Jan 11, 2023Updated 3 years ago
- Audio DSP on an FPGA using eurorack-pmod + LiteX with firmware in Rust.☆17Oct 7, 2025Updated 5 months ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- Reverse-Engineering of the NABU PC's Network Adapter, one of the first cable data modems.☆12Mar 28, 2024Updated last year
- LiteX based FPGA gateware for Thunderscope.☆28Mar 16, 2026Updated last week
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆18Dec 23, 2020Updated 5 years ago
- ☆15Oct 2, 2023Updated 2 years ago
- An embeddable FPGA SoM designed for high-speed audio and USB applications.☆26Mar 9, 2026Updated 2 weeks ago
- ☆17Aug 16, 2023Updated 2 years ago
- ☆17Apr 7, 2022Updated 3 years ago
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆20Jul 22, 2024Updated last year
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- Graded exercises for nMigen (WIP)☆56Dec 25, 2020Updated 5 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- 妖刀夢渡☆63Apr 2, 2019Updated 6 years ago
- A tutorial for using nmigen☆313Mar 17, 2021Updated 5 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆66Mar 12, 2026Updated last week
- SNES for MiSTer☆16Sep 5, 2025Updated 6 months ago
- ☆15Sep 13, 2024Updated last year
- WCH CH56x BSP for HydraUSB3 v1 hardware☆19Mar 4, 2024Updated 2 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆104Feb 17, 2023Updated 3 years ago
- WCH CH569 SerDes Reverse Engineering☆30Aug 13, 2022Updated 3 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- Bit-banged MIPI RFFE control library developed for STM32 HAL platforms☆13May 3, 2019Updated 6 years ago